JPS583175A - 仮想記憶制御装置 - Google Patents

仮想記憶制御装置

Info

Publication number
JPS583175A
JPS583175A JP56101494A JP10149481A JPS583175A JP S583175 A JPS583175 A JP S583175A JP 56101494 A JP56101494 A JP 56101494A JP 10149481 A JP10149481 A JP 10149481A JP S583175 A JPS583175 A JP S583175A
Authority
JP
Japan
Prior art keywords
tlb
page
storage key
bit
display section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56101494A
Other languages
English (en)
Japanese (ja)
Other versions
JPS612977B2 (enExample
Inventor
Tadahide Komatsu
小松　唯英
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56101494A priority Critical patent/JPS583175A/ja
Publication of JPS583175A publication Critical patent/JPS583175A/ja
Publication of JPS612977B2 publication Critical patent/JPS612977B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56101494A 1981-06-30 1981-06-30 仮想記憶制御装置 Granted JPS583175A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56101494A JPS583175A (ja) 1981-06-30 1981-06-30 仮想記憶制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56101494A JPS583175A (ja) 1981-06-30 1981-06-30 仮想記憶制御装置

Publications (2)

Publication Number Publication Date
JPS583175A true JPS583175A (ja) 1983-01-08
JPS612977B2 JPS612977B2 (enExample) 1986-01-29

Family

ID=14302210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56101494A Granted JPS583175A (ja) 1981-06-30 1981-06-30 仮想記憶制御装置

Country Status (1)

Country Link
JP (1) JPS583175A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61165156A (ja) * 1984-12-24 1986-07-25 Fujitsu Ltd 記憶キ−制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61165156A (ja) * 1984-12-24 1986-07-25 Fujitsu Ltd 記憶キ−制御方式

Also Published As

Publication number Publication date
JPS612977B2 (enExample) 1986-01-29

Similar Documents

Publication Publication Date Title
US7069389B2 (en) Lazy flushing of translation lookaside buffers
US6205521B1 (en) Inclusion map for accelerated cache flush
US4410944A (en) Apparatus and method for maintaining cache memory integrity in a shared memory environment
US7426626B2 (en) TLB lock indicator
US4466059A (en) Method and apparatus for limiting data occupancy in a cache
JP3239218B2 (ja) キャッシュ管理システム
RU2427892C2 (ru) Способ и устройство для установки политики кэширования в процессоре
US4157586A (en) Technique for performing partial stores in store-thru memory configuration
US5530823A (en) Hit enhancement circuit for page-table-look-aside-buffer
US4419725A (en) Cache/disk subsystem with tagalong copy
BRPI0617527A2 (pt) atualizaÇço de méltiplos nÍveis de campo de buffers de previsço de traduÇço (tlbs)
JPH0115903B2 (enExample)
US5737753A (en) Least recently used block replacement for four block cache logic system
KR100278895B1 (ko) 데이터 프로세서
JPS583175A (ja) 仮想記憶制御装置
JPS644214B2 (enExample)
EP0224168A2 (en) Buffer storage control system
JPS60701B2 (ja) デ−タ処理装置
KR920005296B1 (ko) 정보처리장치
JP2850340B2 (ja) キャッシュメモリ制御回路
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPS5922315B2 (ja) バツフア記憶制御方式
KR940005781B1 (ko) 메모리 매너지먼트 유니트(mmu)
JPS63197254A (ja) 仮想記憶制御装置
JPH024016B2 (enExample)