JPS582932A - データ変換方法及びその回路 - Google Patents
データ変換方法及びその回路Info
- Publication number
- JPS582932A JPS582932A JP10110881A JP10110881A JPS582932A JP S582932 A JPS582932 A JP S582932A JP 10110881 A JP10110881 A JP 10110881A JP 10110881 A JP10110881 A JP 10110881A JP S582932 A JPS582932 A JP S582932A
- Authority
- JP
- Japan
- Prior art keywords
- word
- bit
- register
- data
- conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10110881A JPS582932A (ja) | 1981-06-29 | 1981-06-29 | データ変換方法及びその回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10110881A JPS582932A (ja) | 1981-06-29 | 1981-06-29 | データ変換方法及びその回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS582932A true JPS582932A (ja) | 1983-01-08 |
| JPS6343768B2 JPS6343768B2 (enExample) | 1988-09-01 |
Family
ID=14291872
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10110881A Granted JPS582932A (ja) | 1981-06-29 | 1981-06-29 | データ変換方法及びその回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS582932A (enExample) |
-
1981
- 1981-06-29 JP JP10110881A patent/JPS582932A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6343768B2 (enExample) | 1988-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS595936B2 (ja) | 多重モ−ド記憶装置 | |
| US4225934A (en) | Multifunctional arithmetic and logic unit in semiconductor integrated circuit | |
| US5142682A (en) | Two-level priority arbiter generating a request to the second level before first-level arbitration is completed | |
| JPS6259495A (ja) | 通信接続スイッチの優先処理手順を修正する方法 | |
| US3938087A (en) | High speed binary comparator | |
| US2711499A (en) | System for converting electrical code into shaft rotation | |
| JPS60183669A (ja) | メモリ制御装置 | |
| JPS582932A (ja) | データ変換方法及びその回路 | |
| JPH0137787B2 (enExample) | ||
| CN108614491B (zh) | 一种可编程逻辑控制器通讯系统和方法 | |
| US3693153A (en) | Parity check apparatus and method for minicomputers | |
| US4745581A (en) | LSI system of a structure requiring no additional address signals to incorporate additional status registers into the system | |
| Myers et al. | The design of an asynchronous memory management unit | |
| JPS6259825B2 (enExample) | ||
| JPS6349816B2 (enExample) | ||
| KR0179760B1 (ko) | 프로그래머블 로직 콘트롤러의 출력 데이타 체크회로 | |
| EP0284094A2 (en) | Tandem priority resolver | |
| JPS60138610A (ja) | デシジヨンテ−ブルによるシ−ケンス制御方法 | |
| SU405126A1 (ru) | УСТРОЙСТВО дл ПРИЕМА КОМАНД ТЕЛЕУПРАВЛЕНИЯ | |
| JPH05266117A (ja) | 双方向スイッチング素子の等価回路構成方法 | |
| CN120751082A (zh) | 图像数据的处理方法、装置及电子设备 | |
| SU1515170A1 (ru) | Устройство дл св зи процессоров в вычислительной системе | |
| CN116466653A (zh) | 基于可编程逻辑器件的数控系统i/o接口扩展装置 | |
| CN119690905A (zh) | 集成m1553b交互接口的soc芯片和方法 | |
| JPS5914183A (ja) | 記憶装置の選択回路 |