JPS582909A - Erroneous set display system for operation system - Google Patents

Erroneous set display system for operation system

Info

Publication number
JPS582909A
JPS582909A JP56100871A JP10087181A JPS582909A JP S582909 A JPS582909 A JP S582909A JP 56100871 A JP56100871 A JP 56100871A JP 10087181 A JP10087181 A JP 10087181A JP S582909 A JPS582909 A JP S582909A
Authority
JP
Japan
Prior art keywords
setting
group
error
switches
erroneous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56100871A
Other languages
Japanese (ja)
Other versions
JPH0361202B2 (en
Inventor
Hiroya Tanaka
田中 泰也
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56100871A priority Critical patent/JPS582909A/en
Publication of JPS582909A publication Critical patent/JPS582909A/en
Publication of JPH0361202B2 publication Critical patent/JPH0361202B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B23/00Testing or monitoring of control systems or parts thereof
    • G05B23/02Electric testing or monitoring
    • G05B23/0205Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
    • G05B23/0259Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterized by the response to fault detection
    • G05B23/0267Fault communication, e.g. human machine interface [HMI]
    • G05B23/0272Presentation of monitored results, e.g. selection of status reports to be displayed; Filtering information to the user

Landscapes

  • Engineering & Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • Testing And Monitoring For Control Systems (AREA)

Abstract

PURPOSE:To perform setting operations of an operation system efficiently, by monitoring setting operations of a setting part consisting of plural groups and detecting and displaying erroneous operations to correct automatically errors when erroneous oprations are performed. CONSTITUTION:In a setting part having plural groups, for example, G1-G3, the group G1 consists of switches A, B, and C, and the group G2 consists of switches 1, 2, 3, and 4, and the group G3 consists of switches (a), (b), and (c). The set mode obtained by the operation of each switch is easy to learn, and it is unnecessary to refer to a table each time. If an erroneous operation is performed, the error is displayed on a part ERD by monitoring of a detection control DCT. When the error of the detecting part DCT is detected, logical operation circuts are combined to correct the error automatically.

Description

【発明の詳細な説明】 定の操作があったとき表示する誤設定表示方式動作シス
テム!制御するときスイッチのような設定部を閉または
開のように制御Tる。第1図の例においてスイッチ8W
1乃至8W4 Y組合せ設定したときその動作モードは
第1表のよう[1611類ある。このとき各スイッチの
設定を検出・復号するなと検出制御部DOTにおいて適
宜な制御@4ijw作り,動作制御部OTLを制御して
いる。動作制御部OTLは所定動作(ロ)路の動作を適
宜制御テる。設定者はl6禎知のモードについて何回も
制御することにより熟練しない限り第1表を見ながら制
御する必要がある。
[Detailed description of the invention] An operation system that displays incorrect settings when a certain operation is performed! When controlling, a setting part such as a switch is controlled to close or open. In the example of Figure 1, switch 8W
When 1 to 8W4Y combinations are set, the operation modes are as shown in Table 1 [There are 1611 types. At this time, to detect and decode the settings of each switch, the detection control unit DOT creates appropriate control@4ijw and controls the operation control unit OTL. The operation control unit OTL appropriately controls the operation of the predetermined operation path. Unless the setter becomes skilled by controlling the 16 Sadachi mode many times, he or she will need to control it while referring to Table 1.

検出制御部na’rも第1表のとおり翻訳制御している
。この場合は予定外のモードを設定し異常状態を発生テ
ることはない。しかしこの設定スイッチが4個よりもは
るかに数が多くなると設定可能なモード数が増加し0表
を探すことも長時間を1!することになる。
The detection control unit na'r also performs translation control as shown in Table 1. In this case, an unexpected mode will not be set and an abnormal state will not occur. However, when the number of setting switches becomes much larger than four, the number of modes that can be set increases, and it takes a long time to search for the zero table! I will do it.

本発明の目的は前述の欠点を改善し条件設定のときテー
ブルを探Tことなく簡便にでき、若し誤設定を行なった
ときはそれを表示できる方式を提供テることにある。そ
のため本発明の要旨は設定部を複数グループに分けてお
き誤設定のあった場合はエラー表示のできる装置tを設
けることである。
SUMMARY OF THE INVENTION The object of the present invention is to improve the above-mentioned drawbacks, and to provide a method that can easily set conditions without having to search through a table, and that can display erroneous settings if they are made. Therefore, the gist of the present invention is to provide a device t that can divide the setting sections into a plurality of groups and display an error message if there is an incorrect setting.

以下図面に示す本発明の実施例について説明する。第2
図は本発明の実施例を示す構成図で。
Embodiments of the present invention shown in the drawings will be described below. Second
The figure is a configuration diagram showing an embodiment of the present invention.

10個の設定スイッチは3個のグループG1乃至GsK
分割し、各グループ内のスイッチは3個、4個、3個と
なっている。第1グループG1はスイッチに■■@、第
2グループG2はスイッチに■■■@、I!3グループ
は■eDoと符号をつける。各スイッチを操作して得ら
れる設定モードは第2表に示す16通りに限られ、他は
ないものとする。
The 10 setting switches are divided into 3 groups G1 to GsK.
The number of switches in each group is 3, 4, and 3. The first group G1 is on the switch ■■@, the second group G2 is on the switch ■■■@, I! Group 3 is labeled ■eDo. The setting modes obtained by operating each switch are limited to the 16 settings shown in Table 2, and there are no other settings.

第2表 そのとキ各スイッチについてアルファベット・数字など
のそれぞれに簡単な約束をして、それのみ覚えれば設定
モードについてその都度テーブルを持出して調べる必要
はない。そのためスイッチ操作が円滑にできる。しかし
着し誤設定をしたときは、論理演算1路を組合せる郷の
簡易な装置でエラー検出と表示IRD ′%−行なうこ
とができる。第3図はエラー検出動作のフローチャート
である。
Table 2: If you make simple conventions for each switch, such as alphabets and numbers, and memorize them, there is no need to take out the table and look up the setting mode each time. This allows for smooth switch operation. However, if an incorrect setting is made, the error can be detected and displayed using a simple device that combines one logic operation path. FIG. 3 is a flowchart of the error detection operation.

第2図の実施例における検出制御部は論理演算1路l更
に組合せて、エラー検出がされたと〜きそれを自動修正
する構成とすることかできる。
The detection control section in the embodiment shown in FIG. 2 can be further combined with one logic operation circuit to automatically correct an error when it is detected.

即ちフローチャートにおシする異常状態検出■はスイッ
チ0■■の何れも設定してないことl検出した場合であ
って、このとき下方からの矢印の行先はエラーに対する
「自動修正」を最も安全サイドで行なうよ−う−に例示
しである。このとき■■■の何れも設定がなかったので
自動的に■を設定するとして、他のグループの設定と組
合せた条件を調べるように動作が進む。■の設定はモー
ド数が多いため、他のグループの設定との組合せがやり
易い1.−また異常状態検出■の場合は第1グループG
1が◎のスイッチを設定してあり、第2表から第2グル
ープG2が■または■となるがそれ以外になっているか
らエラーである。この場合第2グループG2V■のスイ
ッチの場合とした自動修正が適当である。更に異常状態
検出■の場合は第1グループG1がo、mzグループG
ズが■であるから第3グルーyasはOしかないが、■
となっていないからエラーである。この場合は■として
次の処理に進1ませている。
In other words, the abnormal state detection shown in the flowchart is when it is detected that none of the switches 0 and This is an example as shown below. At this time, since none of ■■■ are set, it is assumed that ■ is automatically set, and the operation proceeds to check the conditions in combination with the settings of other groups. Since the settings in ① have a large number of modes, it is easy to combine them with settings in other groups. -Also, in the case of abnormal state detection ■, the first group G
1 is set as a ◎ switch, and from Table 2, the second group G2 becomes ■ or ■, but it is an error because it is anything else. In this case, automatic correction as in the case of the switches of the second group G2V■ is appropriate. Furthermore, in the case of abnormal state detection ■, the first group G1 is o, mz group G
Since Z is ■, the third glue yas is only O, but ■
It is an error because it is not. In this case, it is set as ■ and the next process is advanced to 1.

なおエラー検出・表示RRDは発光ダイオードによる発
光表示、あるいは音声表示を利用する。
Note that the error detection/indication RRD uses a light emission display by a light emitting diode or an audio display.

このようにして本発明によると条件設定のときグループ
分けしであるため意味付けした表現もできるので、テー
ブルを探子ことなく簡便な設定ができる。更に誤設定を
行なったときは簡易な回路で検出・表示させることがで
きる。更に自動修正が可能となるように構成変更するこ
とが容易となっている。
In this manner, according to the present invention, since conditions are grouped when setting conditions, meaningful expressions can be made, so settings can be made easily without having to search through tables. Furthermore, if an incorrect setting is made, it can be detected and displayed using a simple circuit. Furthermore, it is easy to change the configuration so that automatic correction is possible.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の動作システムの条件設定t’説明する図
、 m2図は本発明の実施例の構成を示す図、第3図は第2
図の動作フローチャートで゛ある。 BW1〜8W4.■〜■、■〜■、■〜0−・設定スイ
ッチDC?−・・検出制御部  CTL・・・動作制御
部IRI)・・・エラー検出・表示 特許出願人 富士通株式会社 代 埋 人 弁埠土鈴木栄祐 第1図
Fig. 1 is a diagram explaining the condition setting t' of the conventional operating system, Fig. m2 is a diagram showing the configuration of the embodiment of the present invention, and Fig. 3 is the
This is an operation flowchart in the figure. BW1~8W4. ■~■, ■~■, ■~0-・Setting switch DC? -...Detection control unit CTL...Operation control unit IRI)...Error detection/display patent applicant Eisuke Benbodo Suzuki, representative of Fujitsu Limited Figure 1

Claims (1)

【特許請求の範囲】[Claims] 設定部の設定操作により所定の動作回路の動作制御7行
なわせる動作システムにおいて、複数のグループに分け
られた設定部の設定操作を監視する監視回路!設け、唄
設定のあったときエラー表示のできる装置t!含み前記
監視り路の出力は動作制御部に印加されることを特徴と
する動作システムの誤設定表示方式。
A monitoring circuit that monitors the setting operations of the setting sections divided into a plurality of groups in an operation system that controls the operation of a predetermined operation circuit by setting operations of the setting section! A device that can display an error message when a song is set! An output of the monitoring path is applied to an operation control unit.
JP56100871A 1981-06-29 1981-06-29 Erroneous set display system for operation system Granted JPS582909A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56100871A JPS582909A (en) 1981-06-29 1981-06-29 Erroneous set display system for operation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56100871A JPS582909A (en) 1981-06-29 1981-06-29 Erroneous set display system for operation system

Publications (2)

Publication Number Publication Date
JPS582909A true JPS582909A (en) 1983-01-08
JPH0361202B2 JPH0361202B2 (en) 1991-09-19

Family

ID=14285373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56100871A Granted JPS582909A (en) 1981-06-29 1981-06-29 Erroneous set display system for operation system

Country Status (1)

Country Link
JP (1) JPS582909A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62163115A (en) * 1986-01-13 1987-07-18 Omron Tateisi Electronics Co Control device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5582303A (en) * 1978-12-18 1980-06-21 Omron Tateisi Electronics Co Sequence controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5582303A (en) * 1978-12-18 1980-06-21 Omron Tateisi Electronics Co Sequence controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62163115A (en) * 1986-01-13 1987-07-18 Omron Tateisi Electronics Co Control device

Also Published As

Publication number Publication date
JPH0361202B2 (en) 1991-09-19

Similar Documents

Publication Publication Date Title
JPS582909A (en) Erroneous set display system for operation system
US20060082541A1 (en) Input detection device and related method
US4309768A (en) Mismatch detection circuit for duplicated logic units
JPS63200224A (en) Keyboard device
JP2552541Y2 (en) Numeric display
JP2940509B2 (en) Data detection circuit
SU1213555A1 (en) Pulsed three-channel majority device
SU982194A1 (en) Decoding device
JP2000137567A (en) Key switch circuit
JPS59188862A (en) System state display method of vtr or the like
JPH03126114A (en) No-hit switching control circuit
JP3157662B2 (en) LSI diagnostic control circuit
JPH05322939A (en) Voltage detecting circuit
JPS60112126A (en) Centralized controller of electric power supply
JPH11260225A (en) Input switching device
JPS6320646A (en) Data transfer equipment
JPS61223790A (en) Lamp test system
JPH04276792A (en) Assembled type display device
JPH03204038A (en) Majority comparator
JPS61805A (en) Control computer
JPH01279352A (en) Output control system
JPS61112201A (en) Process controller
JP2000010675A (en) Power source control circuit of information processor
JPH0641857B2 (en) Slice level automatic setting method of sensor circuit
JPH03141407A (en) Monitor controller