JPS58205987A - バブルメモリ装置の電源シ−ケンス検査方法 - Google Patents
バブルメモリ装置の電源シ−ケンス検査方法Info
- Publication number
- JPS58205987A JPS58205987A JP57090161A JP9016182A JPS58205987A JP S58205987 A JPS58205987 A JP S58205987A JP 57090161 A JP57090161 A JP 57090161A JP 9016182 A JP9016182 A JP 9016182A JP S58205987 A JPS58205987 A JP S58205987A
- Authority
- JP
- Japan
- Prior art keywords
- waveform
- power source
- electric power
- sequence
- turning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
- G11C19/0875—Organisation of a plurality of magnetic shift registers
Landscapes
- Power Sources (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57090161A JPS58205987A (ja) | 1982-05-27 | 1982-05-27 | バブルメモリ装置の電源シ−ケンス検査方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57090161A JPS58205987A (ja) | 1982-05-27 | 1982-05-27 | バブルメモリ装置の電源シ−ケンス検査方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58205987A true JPS58205987A (ja) | 1983-12-01 |
| JPS6214917B2 JPS6214917B2 (enExample) | 1987-04-04 |
Family
ID=13990763
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57090161A Granted JPS58205987A (ja) | 1982-05-27 | 1982-05-27 | バブルメモリ装置の電源シ−ケンス検査方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58205987A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63143016U (enExample) * | 1987-03-11 | 1988-09-20 |
-
1982
- 1982-05-27 JP JP57090161A patent/JPS58205987A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6214917B2 (enExample) | 1987-04-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0378998A (ja) | 加速器の制御装置 | |
| JPH0249014B2 (enExample) | ||
| JPH09180448A (ja) | 半導体メモリ装置の昇圧電圧発生器 | |
| JPS61133873A (ja) | 半導体試験装置 | |
| JPS58205987A (ja) | バブルメモリ装置の電源シ−ケンス検査方法 | |
| US3714403A (en) | Computer implemented method of detecting and isolating electrical faults in core memory systems | |
| JPS6113714A (ja) | 連続近以式のアナログ−デジタル変換器 | |
| JPH03268266A (ja) | フロッピーディスク装置 | |
| US4233673A (en) | Electrically resettable non-volatile memory for a fuse system | |
| EP0701325A1 (en) | Timing circuit | |
| US3215994A (en) | Logic system employing multipath magnetic cores | |
| SU1644227A1 (ru) | Устройство дл контрол доменной пам ти | |
| US3267346A (en) | Aligning system for step motor | |
| US3339191A (en) | Core driver test apparatus | |
| JPS59148427A (ja) | サイリスタ模擬回路 | |
| SU478438A1 (ru) | Диодный дешифратор адресной выборки | |
| SU951717A1 (ru) | Разр д счетчика импульсов | |
| JP2897540B2 (ja) | 半導体集積回路 | |
| SU551703A1 (ru) | Ячейка пам ти дл реверсивного сдвигового регистра | |
| JPS592114B2 (ja) | 磁気バブルメモリ装置 | |
| SU362354A1 (ru) | УСТРОЙСТВО дл КОНТРОЛЯ МАГНИТНЫХv.^^c-iif;:;^ -;: . 'U.? •'' 'ИйВ.К;5^"*>&ли.. .. : | |
| SU1410015A1 (ru) | Устройство дл ввода информации | |
| SU1324068A1 (ru) | Устройство дл контрол посто нной пам ти | |
| Nigogosian | Design and Application of Programmable Sequencers to Gas Turbines | |
| JPH02206773A (ja) | 半導体集積回路のテスト回路 |