JPS58188934A - 電圧平衡回路 - Google Patents
電圧平衡回路Info
- Publication number
- JPS58188934A JPS58188934A JP58019017A JP1901783A JPS58188934A JP S58188934 A JPS58188934 A JP S58188934A JP 58019017 A JP58019017 A JP 58019017A JP 1901783 A JP1901783 A JP 1901783A JP S58188934 A JPS58188934 A JP S58188934A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- bit
- voltage
- sense
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000007599 discharging Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 235000009508 confectionery Nutrition 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- G11C11/416—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/369,970 US4555776A (en) | 1982-04-19 | 1982-04-19 | Voltage balancing circuit for memory systems |
| US369970 | 2003-02-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58188934A true JPS58188934A (ja) | 1983-11-04 |
| JPH0378714B2 JPH0378714B2 (enExample) | 1991-12-16 |
Family
ID=23457700
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58019017A Granted JPS58188934A (ja) | 1982-04-19 | 1983-02-09 | 電圧平衡回路 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4555776A (enExample) |
| EP (1) | EP0092062B1 (enExample) |
| JP (1) | JPS58188934A (enExample) |
| DE (1) | DE3378703D1 (enExample) |
| PH (1) | PH20134A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5093654A (en) * | 1989-05-17 | 1992-03-03 | Eldec Corporation | Thin-film electroluminescent display power supply system for providing regulated write voltages |
| US5297089A (en) * | 1992-02-27 | 1994-03-22 | International Business Machines Corporation | Balanced bit line pull up circuitry for random access memories |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3786442A (en) * | 1972-02-24 | 1974-01-15 | Cogar Corp | Rapid recovery circuit for capacitively loaded bit lines |
| US3949385A (en) * | 1974-12-23 | 1976-04-06 | Ibm Corporation | D.C. Stable semiconductor memory cell |
| US3936810A (en) * | 1975-01-20 | 1976-02-03 | Semi, Inc. | Sense line balancing circuit |
| FR2304991A1 (fr) * | 1975-03-15 | 1976-10-15 | Ibm | Agencement de circuits pour memoire semi-conductrice et son procede de fonctionnement |
| JPS538528A (en) * | 1976-07-12 | 1978-01-26 | Nec Corp | Memory circuit |
| DE2738678C3 (de) * | 1977-08-27 | 1982-03-04 | Ibm Deutschland Gmbh, 7000 Stuttgart | Monolithisch integrierte Speicherzelle |
| US4272834A (en) * | 1978-10-06 | 1981-06-09 | Hitachi, Ltd. | Data line potential setting circuit and MIS memory circuit using the same |
| DE2855866C3 (de) * | 1978-12-22 | 1981-10-29 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren und Schaltungsanordnung zum Betreiben eines integrierten Halbleiterspeichers |
| US4302823A (en) * | 1979-12-27 | 1981-11-24 | International Business Machines Corp. | Differential charge sensing system |
| US4404662A (en) * | 1981-07-06 | 1983-09-13 | International Business Machines Corporation | Method and circuit for accessing an integrated semiconductor memory |
-
1982
- 1982-04-19 US US06/369,970 patent/US4555776A/en not_active Expired - Fee Related
-
1983
- 1983-02-09 JP JP58019017A patent/JPS58188934A/ja active Granted
- 1983-03-22 DE DE8383102806T patent/DE3378703D1/de not_active Expired
- 1983-03-22 EP EP83102806A patent/EP0092062B1/en not_active Expired
- 1983-04-11 PH PH28760A patent/PH20134A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0378714B2 (enExample) | 1991-12-16 |
| EP0092062B1 (en) | 1988-12-14 |
| US4555776A (en) | 1985-11-26 |
| EP0092062A2 (en) | 1983-10-26 |
| DE3378703D1 (en) | 1989-01-19 |
| PH20134A (en) | 1986-10-02 |
| EP0092062A3 (en) | 1986-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3949385A (en) | D.C. Stable semiconductor memory cell | |
| US3967252A (en) | Sense AMP for random access memory | |
| US4162416A (en) | Dynamic sense-refresh detector amplifier | |
| KR940001639B1 (ko) | 반도체 메모리 회로 | |
| GB1582792A (en) | Detectors | |
| GB1536013A (en) | Data storage memories | |
| EP0461430B1 (en) | Individual bit line recovery circuits | |
| US4413330A (en) | Apparatus for the reduction of the short-channel effect in a single-polysilicon, one-device FET dynamic RAM array | |
| US4023148A (en) | Write speed-up circuit for integrated data memories | |
| JP2001307478A (ja) | 集積メモリおよび該集積メモリの参照ビット線上に参照電圧を発生させる方法 | |
| US4648073A (en) | Sequential shared access lines memory cells | |
| US4280198A (en) | Method and circuit arrangement for controlling an integrated semiconductor memory | |
| US4598387A (en) | Capacitive memory signal doubler cell | |
| US4443868A (en) | Semiconductor memory device | |
| EP0182305A2 (en) | Read only memory | |
| EP0082961A2 (en) | Random access memory array | |
| US4196363A (en) | Open collector bit driver/sense amplifier | |
| EP0095847A2 (en) | Compact ROM with reduced access time | |
| EP0069227B1 (en) | Integrated semiconductor memory and method for accessing and reading | |
| US5719811A (en) | Semiconductor memory device | |
| JPS58188934A (ja) | 電圧平衡回路 | |
| EP0031462B1 (en) | Differential charge sensing system for a four device mtl memory cell | |
| JPS61160895A (ja) | メモリセル電力捕集装置及び方法 | |
| JPH0355911B2 (enExample) | ||
| EP0318094B1 (en) | Integrated memory circuit with on-chip supply voltage control |