JPS5817658A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS5817658A JPS5817658A JP56115092A JP11509281A JPS5817658A JP S5817658 A JPS5817658 A JP S5817658A JP 56115092 A JP56115092 A JP 56115092A JP 11509281 A JP11509281 A JP 11509281A JP S5817658 A JPS5817658 A JP S5817658A
- Authority
- JP
- Japan
- Prior art keywords
- region
- input
- diode
- junction area
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/611—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using diodes as protective elements
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56115092A JPS5817658A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56115092A JPS5817658A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5817658A true JPS5817658A (ja) | 1983-02-01 |
JPH0319709B2 JPH0319709B2 (enrdf_load_stackoverflow) | 1991-03-15 |
Family
ID=14653998
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56115092A Granted JPS5817658A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5817658A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6077459A (ja) * | 1983-10-05 | 1985-05-02 | Fujitsu Ltd | 半導体装置 |
JPH02298393A (ja) * | 1989-05-15 | 1990-12-10 | Raizaa Kogyo Kk | 光酸化処理方法及びその装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5422277A (en) * | 1977-07-18 | 1979-02-20 | Shinya Minemura | Making of ornamental material from flowers or leaves |
-
1981
- 1981-07-24 JP JP56115092A patent/JPS5817658A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5422277A (en) * | 1977-07-18 | 1979-02-20 | Shinya Minemura | Making of ornamental material from flowers or leaves |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6077459A (ja) * | 1983-10-05 | 1985-05-02 | Fujitsu Ltd | 半導体装置 |
JPH02298393A (ja) * | 1989-05-15 | 1990-12-10 | Raizaa Kogyo Kk | 光酸化処理方法及びその装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0319709B2 (enrdf_load_stackoverflow) | 1991-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4609568A (en) | Self-aligned metal silicide process for integrated circuits having self-aligned polycrystalline silicon electrodes | |
CA1121070A (en) | Method for forming semiconductor contacts | |
SE457035B (sv) | Mosfet-anordning foer hoegspaenningsbruk. | |
US4746622A (en) | Process for preparing a charge coupled device with charge transfer direction biasing implants | |
US3913217A (en) | Method of producing a semiconductor device | |
US4169270A (en) | Insulated-gate field-effect transistor with self-aligned contact hole to source or drain | |
US4517731A (en) | Double polysilicon process for fabricating CMOS integrated circuits | |
US4740482A (en) | Method of manufacturing bipolar transistor | |
JPS5817658A (ja) | 半導体装置の製造方法 | |
JPH01192159A (ja) | 半導体装置 | |
KR940006692B1 (ko) | 반도체 장치의 제조방법 | |
JPS6237547B2 (enrdf_load_stackoverflow) | ||
JPS58197874A (ja) | 半導体装置およびその製法 | |
US5179030A (en) | Method of fabricating a buried zener diode simultaneously with other semiconductor devices | |
JPH02186675A (ja) | 高耐圧プレーナ型半導体素子およびその製造方法 | |
KR940003292Y1 (ko) | 텅스텐층이 형성된 산화물 반도체 소자 | |
JP3372109B2 (ja) | 半導体装置 | |
EP0264309A1 (en) | Self-aligned base shunt for transistor | |
JPS6232639A (ja) | 半導体装置の入力保護回路及びその製造方法 | |
JPH0738413B2 (ja) | 半導体装置 | |
KR910009613B1 (ko) | 저항과 콘덴서를 동시에 집적시키는 방법 및 반도체 소자의 구조 | |
JPH0426791B2 (enrdf_load_stackoverflow) | ||
KR100273283B1 (ko) | 정전방전 보호부 제조방법 | |
KR850000037B1 (ko) | 셀프얼라인 금속전극 복합 mos의 제조방법 | |
JPS5980968A (ja) | 半導体集積回路装置の製造方法 |