JPS58159168A - 並列処理方式 - Google Patents

並列処理方式

Info

Publication number
JPS58159168A
JPS58159168A JP4220382A JP4220382A JPS58159168A JP S58159168 A JPS58159168 A JP S58159168A JP 4220382 A JP4220382 A JP 4220382A JP 4220382 A JP4220382 A JP 4220382A JP S58159168 A JPS58159168 A JP S58159168A
Authority
JP
Japan
Prior art keywords
processor
memory
data
processors
parallel processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4220382A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6246026B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Hatsuda
發田 弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4220382A priority Critical patent/JPS58159168A/ja
Publication of JPS58159168A publication Critical patent/JPS58159168A/ja
Publication of JPS6246026B2 publication Critical patent/JPS6246026B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP4220382A 1982-03-17 1982-03-17 並列処理方式 Granted JPS58159168A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4220382A JPS58159168A (ja) 1982-03-17 1982-03-17 並列処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4220382A JPS58159168A (ja) 1982-03-17 1982-03-17 並列処理方式

Publications (2)

Publication Number Publication Date
JPS58159168A true JPS58159168A (ja) 1983-09-21
JPS6246026B2 JPS6246026B2 (enrdf_load_stackoverflow) 1987-09-30

Family

ID=12629447

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4220382A Granted JPS58159168A (ja) 1982-03-17 1982-03-17 並列処理方式

Country Status (1)

Country Link
JP (1) JPS58159168A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6246026B2 (enrdf_load_stackoverflow) 1987-09-30

Similar Documents

Publication Publication Date Title
JP3290798B2 (ja) 並列コンピュータ
US5218709A (en) Special purpose parallel computer architecture for real-time control and simulation in robotic applications
US5210828A (en) Multiprocessing system with interprocessor communications facility
JP2004054916A (ja) プロセッサ間のハードウェア支援通信を実行する方法
JPS58159168A (ja) 並列処理方式
JPS6259345B2 (enrdf_load_stackoverflow)
JPS6259347B2 (enrdf_load_stackoverflow)
JPS6259346B2 (enrdf_load_stackoverflow)
JPH01263858A (ja) マルチプロセッサシステム
JPH01177672A (ja) ディジタル信号処理装置
JPS60108958A (ja) プロセツサ間情報転送制御方式
JPH0340169A (ja) 多重プロセツサシステムおよび複数の処理装置を制御する方法
JP2687716B2 (ja) 情報処理装置
JPS63198144A (ja) マルチポ−トメモリにおけるダイレクトメモリアクセス制御方式
JP3694946B2 (ja) 並列処理システム
Ghosal et al. SHAMP: an experimental shared memory multimicroprocessor system for performance evaluation of parallel algorithms
JPH01229357A (ja) 複数プロセッサ間のデータ授受方法
JPS63236153A (ja) 記憶装置
SU590745A1 (ru) Процессор мультиобработки данных
JPH0346033A (ja) ジヨブ間データ転送制御方法
JPS63186337A (ja) タスク・スワツピング処理の制御方式
JPS60231252A (ja) 単位処理装置
JPH01237863A (ja) 割り込み制御方式
JPH04209059A (ja) 半導体集績回路
JPS60100259A (ja) マルチプロセツサシステムにおけるロツク制御装置