JPS58146158A - デ−タ伝送方式 - Google Patents

デ−タ伝送方式

Info

Publication number
JPS58146158A
JPS58146158A JP57030783A JP3078382A JPS58146158A JP S58146158 A JPS58146158 A JP S58146158A JP 57030783 A JP57030783 A JP 57030783A JP 3078382 A JP3078382 A JP 3078382A JP S58146158 A JPS58146158 A JP S58146158A
Authority
JP
Japan
Prior art keywords
state
bits
data
bit
synchronization code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57030783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6317382B2 (enrdf_load_stackoverflow
Inventor
Yutaka Nishikado
西門　裕
Shigeyuki Kawarabayashi
河原林　成行
Yasuo Sugiyama
杉山　康夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP57030783A priority Critical patent/JPS58146158A/ja
Publication of JPS58146158A publication Critical patent/JPS58146158A/ja
Publication of JPS6317382B2 publication Critical patent/JPS6317382B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57030783A 1982-02-25 1982-02-25 デ−タ伝送方式 Granted JPS58146158A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57030783A JPS58146158A (ja) 1982-02-25 1982-02-25 デ−タ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57030783A JPS58146158A (ja) 1982-02-25 1982-02-25 デ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS58146158A true JPS58146158A (ja) 1983-08-31
JPS6317382B2 JPS6317382B2 (enrdf_load_stackoverflow) 1988-04-13

Family

ID=12313265

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57030783A Granted JPS58146158A (ja) 1982-02-25 1982-02-25 デ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS58146158A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6317382B2 (enrdf_load_stackoverflow) 1988-04-13

Similar Documents

Publication Publication Date Title
US4346474A (en) Even-odd parity checking for synchronous data transmission
US4344180A (en) Redundant word frame synchronization circuit
US5010559A (en) System for synchronizing data frames in a serial bit stream
US3906484A (en) Decoder input circuit for receiving asynchronous data bit streams
US4768192A (en) Frame synchronization detection system for time division multiplexed (TDM) digital signals
GB1275446A (en) Data transmission apparatus
EP0405760B1 (en) System for synchronizing data frame groups in a serial bit stream
US6819224B2 (en) Apparatus and method for detecting a predetermined pattern of bits in a bitstream
EP0735709B1 (en) Synchronizing circuit for use in a digital audio signal compressing/expanding system
US4573171A (en) Sync detect circuit
JPS58146158A (ja) デ−タ伝送方式
JPS6317380B2 (enrdf_load_stackoverflow)
JPS58146157A (ja) デ−タ伝送方式
JP2001127744A (ja) 調歩同期式データ通信装置、及び調歩同期式データ通信方法
JP3412927B2 (ja) フレーム同期回路
SU1113790A1 (ru) Устройство дл сопр жени электронной вычислительной машины с каналами св зи
US6625167B1 (en) Method and apparatus for DS3 pentad-based processing
JP2845768B2 (ja) 時刻情報同期化装置
SU1481828A1 (ru) Устройство дл передачи и приема телеметрической информации
US5684849A (en) Digital circuit for detecting coincidence of two successive words of incoming serial data and a method thereof
SU501491A2 (ru) Устройство дл определени достоверности информации,передаваемой циклическим кодом
JP2735760B2 (ja) パターン検出回路
SU1056198A2 (ru) Устройство дл обнаружени искажений в тексте
JPS5829238A (ja) 伝送誤りデ−タ除去装置
JPS6253039A (ja) フレ−ム同期方式