JPS58141869U - Beamforming device - Google Patents
Beamforming deviceInfo
- Publication number
- JPS58141869U JPS58141869U JP3920882U JP3920882U JPS58141869U JP S58141869 U JPS58141869 U JP S58141869U JP 3920882 U JP3920882 U JP 3920882U JP 3920882 U JP3920882 U JP 3920882U JP S58141869 U JPS58141869 U JP S58141869U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- signals
- switch means
- received
- predetermined delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Variable-Direction Aerials And Aerial Arrays (AREA)
- Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の試験信号発生装置を含むソーナー装置の
ブロック図、第２図は第１図の試験信号発生装置の構成
図、第３図は第１図のセンサアレイの動作を説明する図
、第４図は本考案の動作原理を説明する構成図、第５図
は本考案の実施例のブロック図、第６図は本考案の第２
の実施例のデジタルビームフォーミング装置のブロック
図である。因において、
１１・・・・・・受波センサーアレイ、１２・・・・・
・スイッチ、１３・・・・・・前置増幅器、１４・・・
・・・ビームフォーミング回路、１４１・・・・・・遅
延回路（デイレイラ・ｆン）、１４２．３６・・・・・
・加算器、１５・・・・・・信号処理器、１６・・・・
・・表示器（ＣＲＴ）、１７・・・・・・試験信号発生
器、２０：・・・・・発振器、２１・・・・・・遅延回
路、２２・・・・・・記憶回路、２３・・・・・・スイ
ッチ、３１・・・・・・入力信号調整器、３２・・・・
・・サンプルアンドホールド回路、３３・・・・・・マ
ルチプレクサ回路、３４・・・・・・Ａ／Ｄ変換器、３
５・・・・・・メモリ一部（ＲＡＭ）、３７・・・・・
・デマルチプレクサ回路、３８・・・・・・Ｄ／Ａ変換
器、３９・・・・・・アドレス計算及びコントロールコ
ンピュータ、４０・・・・・・操作盤である。FIG. 1 is a block diagram of a sonar device including a conventional test signal generating device, FIG. 2 is a block diagram of the test signal generating device of FIG. 1, and FIG. 3 is a diagram explaining the operation of the sensor array of FIG. 1. , FIG. 4 is a block diagram explaining the operating principle of the present invention, FIG. 5 is a block diagram of an embodiment of the present invention, and FIG. 6 is a second embodiment of the present invention.
FIG. 2 is a block diagram of a digital beamforming device according to an embodiment of the present invention. In this case, 11... Receiving sensor array, 12...
・Switch, 13... Preamplifier, 14...
...Beam forming circuit, 141...Delay circuit (derailleur/fun), 142.36...
・Adder, 15...Signal processor, 16...
... Display device (CRT), 17 ... Test signal generator, 20: ... Oscillator, 21 ... Delay circuit, 22 ... Memory circuit, 23 ...Switch, 31...Input signal conditioner, 32...
...Sample and hold circuit, 33...Multiplexer circuit, 34...A/D converter, 3
5... Part of memory (RAM), 37...
- Demultiplexer circuit, 38...D/A converter, 39...address calculation and control computer, 40...operation panel.
Claims (1)
に°それぞれ所定遅延を与えることにより受信ビーム信
号を成形するビームフォーミング装置において、前記受
波センサーアレイからの各受波信号をそれぞれ試験信号
と切替えてビームフォーミングのの客人力信号とする第
１のスイッチ手段と、前記各試験信号にビームフォーミ
ングされるための前記所定遅延を与えたｍ個の信号を記
憶させる記憶回路と、この記憶回路から読出されたｍ個
の信号と前記受波信号に対応する基準発振信号とを切替
えて前記第１のスイッチ手段に前記試・ 験信号とし
てそれぞれ供給する第２のスイッチ手段とを備え、前記
第１のスイッチ手段を切替えて前記基準発振信号に前記
所定遅延を与えて疑似受波信号を形成して前記記憶回路
に記憶させ、次に前記第２のスイッチ手段を切替えて前
記記憶回路からその疑似受波信号を読出して試験に用い
られるようにしたことを特徴とするビームフォーミング
装置。 ４[Claims for Utility Model Registration] In a beam forming device that shapes a received beam signal by giving a predetermined delay to signals from m (m is a positive integer) receiving sensor arrays, the receiving sensor array a first switch means for switching each of the received signals from the test signal to a test signal as a beamforming signal; and m signals to which each of the test signals is given the predetermined delay for beamforming. a memory circuit for storing m signals read from the memory circuit and a reference oscillation signal corresponding to the received signal and supplying the same to the first switch means as the test signal, respectively; 2 switch means, the first switch means is switched to apply the predetermined delay to the reference oscillation signal to form a pseudo received signal and stored in the storage circuit, and then the second switch A beam forming device characterized in that the means is switched to read out the pseudo reception signal from the storage circuit and use it for testing. 4
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3920882U JPS58141869U (en) | 1982-03-19 | 1982-03-19 | Beamforming device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3920882U JPS58141869U (en) | 1982-03-19 | 1982-03-19 | Beamforming device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58141869U true JPS58141869U (en) | 1983-09-24 |
| JPH0210470Y2 JPH0210470Y2 (en) | 1990-03-15 |
Family
ID=30050504
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3920882U Granted JPS58141869U (en) | 1982-03-19 | 1982-03-19 | Beamforming device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58141869U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002082161A (en) * | 2000-09-08 | 2002-03-22 | Mitsubishi Heavy Ind Ltd | Vibrator-adaptive sound simulating device |
-
1982
- 1982-03-19 JP JP3920882U patent/JPS58141869U/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002082161A (en) * | 2000-09-08 | 2002-03-22 | Mitsubishi Heavy Ind Ltd | Vibrator-adaptive sound simulating device |
| JP4568413B2 (en) * | 2000-09-08 | 2010-10-27 | 三菱重工業株式会社 | Sound simulator for transducers |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210470Y2 (en) | 1990-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5580164A (en) | Main memory constitution control system | |
| JPS58141869U (en) | Beamforming device | |
| JPS60233741A (en) | Digital pattern generator | |
| JPS62197012U (en) | ||
| TW329526B (en) | Test circuit for RAM | |
| JPH0243155B2 (en) | ||
| JP2923030B2 (en) | Smoothing circuit | |
| JP2917285B2 (en) | Image memory device | |
| JPS56119873A (en) | Ultrasonic video device | |
| JPH04351078A (en) | Special effect generating circuit | |
| SU698056A1 (en) | Storage monitoring device | |
| JPH0221774Y2 (en) | ||
| JPS6429918U (en) | ||
| JPH0315753B2 (en) | ||
| SULLIVAN et al. | Steerable Beamformer(Patent Application) | |
| JPS5534742A (en) | Memory control system | |
| JPH10214392A (en) | Method or synchronizing asynchronous data | |
| JPS588258U (en) | Receiver jamming remover | |
| JPS56143582A (en) | Storage device | |
| JPS5836446U (en) | Branch control circuit test equipment | |
| JPS6034809U (en) | Ultrasonic tomography device | |
| JPS55166747A (en) | Data processor | |
| JPS6417632A (en) | Ultrasonic diagnostic apparatus | |
| JPS58117585U (en) | visitor alarm | |
| JPS61126482A (en) | Digital pattern tester |