JPS58137199A - 自動再構成を有するメモリシステム - Google Patents

自動再構成を有するメモリシステム

Info

Publication number
JPS58137199A
JPS58137199A JP57171072A JP17107282A JPS58137199A JP S58137199 A JPS58137199 A JP S58137199A JP 57171072 A JP57171072 A JP 57171072A JP 17107282 A JP17107282 A JP 17107282A JP S58137199 A JPS58137199 A JP S58137199A
Authority
JP
Japan
Prior art keywords
signal
memory
address
controller
predetermined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57171072A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0470657B2 (enrdf_load_stackoverflow
Inventor
ロバ−ト・ビ−・ジヨンソン
チエスタ−・エム・ニビ−・ジユニア
エドワ−ド・ア−ル・サラス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of JPS58137199A publication Critical patent/JPS58137199A/ja
Publication of JPH0470657B2 publication Critical patent/JPH0470657B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP57171072A 1981-10-01 1982-10-01 自動再構成を有するメモリシステム Granted JPS58137199A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US30754281A 1981-10-01 1981-10-01
US307542 1981-10-01
US413631 1982-09-03

Publications (2)

Publication Number Publication Date
JPS58137199A true JPS58137199A (ja) 1983-08-15
JPH0470657B2 JPH0470657B2 (enrdf_load_stackoverflow) 1992-11-11

Family

ID=23190200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57171072A Granted JPS58137199A (ja) 1981-10-01 1982-10-01 自動再構成を有するメモリシステム

Country Status (2)

Country Link
JP (1) JPS58137199A (enrdf_load_stackoverflow)
AU (1) AU557694B2 (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002101129A (ja) * 2000-07-28 2002-04-05 Marconi Communications Inc 分散されたシステムを更新する同期的且つ動的なレジスタ

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1330596C (en) * 1986-11-19 1994-07-05 Yoshiaki Nakanishi Memory cartridge and data processing apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50108839A (enrdf_load_stackoverflow) * 1974-01-18 1975-08-27
JPS5380929A (en) * 1976-12-27 1978-07-17 Nec Corp Memory unit
JPS54121623A (en) * 1978-03-15 1979-09-20 Hitachi Ltd Auxiliary bank switching system for main memory unit
JPS5528101A (en) * 1978-08-08 1980-02-28 Nec Corp Constitution control system of main memory
JPS5552600A (en) * 1978-10-13 1980-04-17 Nec Corp Main memory unit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50108839A (enrdf_load_stackoverflow) * 1974-01-18 1975-08-27
JPS5380929A (en) * 1976-12-27 1978-07-17 Nec Corp Memory unit
JPS54121623A (en) * 1978-03-15 1979-09-20 Hitachi Ltd Auxiliary bank switching system for main memory unit
JPS5528101A (en) * 1978-08-08 1980-02-28 Nec Corp Constitution control system of main memory
JPS5552600A (en) * 1978-10-13 1980-04-17 Nec Corp Main memory unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002101129A (ja) * 2000-07-28 2002-04-05 Marconi Communications Inc 分散されたシステムを更新する同期的且つ動的なレジスタ

Also Published As

Publication number Publication date
AU557694B2 (en) 1987-01-08
JPH0470657B2 (enrdf_load_stackoverflow) 1992-11-11
AU8811182A (en) 1983-04-14

Similar Documents

Publication Publication Date Title
US4507730A (en) Memory system with automatic memory configuration
US4908789A (en) Method and system for automatically assigning memory modules of different predetermined capacities to contiguous segments of a linear address range
EP0768607B1 (en) Disk array controller for performing exclusive or operations
EP0108346B1 (en) Memory reconfiguration method in a data processing system
US4527251A (en) Remap method and apparatus for a memory system which uses partially good memory devices
US4513372A (en) Universal memory
EP0336435B1 (en) Memory diagnostic apparatus and method
US6374389B1 (en) Method for correcting single bit hard errors
EP0187027B1 (en) Transferring data between a disk and a central processing unit
EP0473275B1 (en) Memory control unit and memory unit
US3436734A (en) Error correcting and repairable data processing storage system
US3798606A (en) Bit partitioned monolithic circuit computer system
JPS58179982A (ja) 多重レベル・キヤツシユ・システム
US6543029B1 (en) Error corrector
US5848258A (en) Memory bank addressing scheme
JPS6230665B2 (enrdf_load_stackoverflow)
JPH02500307A (ja) 自動サイズ決めメモリシステム
JPH04502826A (ja) ディスクエミュレーションシステム
JPS6286743A (ja) 大規模集積回路で使用するのに適したアレイ再形成装置および方法
JPS6116351A (ja) システムメモリ用単一誤り訂正回路
US3437998A (en) File control system
JPS62117200A (ja) 自己テスト機能付き半導体メモリおよび自己テスト方法
JPS5868168A (ja) 連続的ワ−ド整列アドレス操作装置
JPH0136134B2 (enrdf_load_stackoverflow)
JPS58137199A (ja) 自動再構成を有するメモリシステム