JPS58137069A - マルチプロセツサ制御方式 - Google Patents

マルチプロセツサ制御方式

Info

Publication number
JPS58137069A
JPS58137069A JP1860182A JP1860182A JPS58137069A JP S58137069 A JPS58137069 A JP S58137069A JP 1860182 A JP1860182 A JP 1860182A JP 1860182 A JP1860182 A JP 1860182A JP S58137069 A JPS58137069 A JP S58137069A
Authority
JP
Japan
Prior art keywords
program
processor
instruction
psw
monitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1860182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6248871B2 (enExample
Inventor
Masaaki Yoshitake
吉武　正昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1860182A priority Critical patent/JPS58137069A/ja
Publication of JPS58137069A publication Critical patent/JPS58137069A/ja
Publication of JPS6248871B2 publication Critical patent/JPS6248871B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP1860182A 1982-02-08 1982-02-08 マルチプロセツサ制御方式 Granted JPS58137069A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1860182A JPS58137069A (ja) 1982-02-08 1982-02-08 マルチプロセツサ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1860182A JPS58137069A (ja) 1982-02-08 1982-02-08 マルチプロセツサ制御方式

Publications (2)

Publication Number Publication Date
JPS58137069A true JPS58137069A (ja) 1983-08-15
JPS6248871B2 JPS6248871B2 (enExample) 1987-10-15

Family

ID=11976158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1860182A Granted JPS58137069A (ja) 1982-02-08 1982-02-08 マルチプロセツサ制御方式

Country Status (1)

Country Link
JP (1) JPS58137069A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63201791A (ja) * 1987-02-12 1988-08-19 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン 処理システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63201791A (ja) * 1987-02-12 1988-08-19 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン 処理システム

Also Published As

Publication number Publication date
JPS6248871B2 (enExample) 1987-10-15

Similar Documents

Publication Publication Date Title
US4394730A (en) Multi-processor system employing job-swapping between different priority processors
US4318174A (en) Multi-processor system employing job-swapping between different priority processors
AU603876B2 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
JPS5955565A (ja) マルチフア−ムウエア方式
US5355488A (en) Method for adaptively building a library of program threads
JPH07160656A (ja) 外部割込み制御方法
EP0049521A2 (en) Information processing system
JP5678347B2 (ja) Ｉｔシステムの構成方法、そのコンピュータプログラムおよびｉｔシステム
JP2902746B2 (ja) 仮想計算機制御方式
JPS58137069A (ja) マルチプロセツサ制御方式
JPS6097440A (ja) 仮想多重プロセツサ装置
JPS635790B2 (enExample)
JPS6336023B2 (enExample)
JPS6152761A (ja) 演算装置
JPS6227413B2 (enExample)
JP3022398B2 (ja) 仮想計算機方式
JP2556018B2 (ja) チヤネルパスグル−プ管理方式
JP2932547B2 (ja) 通信レジスタ仮想化方式
JPH08272757A (ja) マルチプロセッサシステム及びプログラム起動方法
CN120909754A (zh) 亲和性调度方法、多处理器系统及计算机程序产品
JPS6125249A (ja) 排他制御方式
JPH0344742A (ja) マルチプロセッサにおけるタスク割り当て制御方法
JPS60178538A (ja) マイクロプログラム制御方式
HU199028B (hu) Eljárás és elkendezés bit-szelet mikroprocesszorok többszörös hozzáférésére
JPS6143369A (ja) マルチプロセツサシステム