JPS58101595A - デイジタル時分割通話路装置 - Google Patents

デイジタル時分割通話路装置

Info

Publication number
JPS58101595A
JPS58101595A JP20015381A JP20015381A JPS58101595A JP S58101595 A JPS58101595 A JP S58101595A JP 20015381 A JP20015381 A JP 20015381A JP 20015381 A JP20015381 A JP 20015381A JP S58101595 A JPS58101595 A JP S58101595A
Authority
JP
Japan
Prior art keywords
clock
buffer
time division
time
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20015381A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6333360B2 (enrdf_load_stackoverflow
Inventor
Shinobu Gohara
郷原　忍
Kanji Tawara
俵　寛二
Harutoshi Kameda
亀田　晴俊
Shizuo Ito
伊藤　静男
Yuzo Sasaki
雄三 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, NEC Corp, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP20015381A priority Critical patent/JPS58101595A/ja
Publication of JPS58101595A publication Critical patent/JPS58101595A/ja
Publication of JPS6333360B2 publication Critical patent/JPS6333360B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP20015381A 1981-12-14 1981-12-14 デイジタル時分割通話路装置 Granted JPS58101595A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20015381A JPS58101595A (ja) 1981-12-14 1981-12-14 デイジタル時分割通話路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20015381A JPS58101595A (ja) 1981-12-14 1981-12-14 デイジタル時分割通話路装置

Publications (2)

Publication Number Publication Date
JPS58101595A true JPS58101595A (ja) 1983-06-16
JPS6333360B2 JPS6333360B2 (enrdf_load_stackoverflow) 1988-07-05

Family

ID=16419663

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20015381A Granted JPS58101595A (ja) 1981-12-14 1981-12-14 デイジタル時分割通話路装置

Country Status (1)

Country Link
JP (1) JPS58101595A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6398259A (ja) * 1986-10-15 1988-04-28 Hitachi Ltd 伝送ル−ト切換装置
JPS63142751A (ja) * 1986-12-05 1988-06-15 Fujitsu Ltd 二重化系切替制御方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7319155B2 (ja) 2019-09-26 2023-08-01 日東電工株式会社 水素ガス製造方法及び水素ガス製造システム

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6398259A (ja) * 1986-10-15 1988-04-28 Hitachi Ltd 伝送ル−ト切換装置
JPS63142751A (ja) * 1986-12-05 1988-06-15 Fujitsu Ltd 二重化系切替制御方式

Also Published As

Publication number Publication date
JPS6333360B2 (enrdf_load_stackoverflow) 1988-07-05

Similar Documents

Publication Publication Date Title
JP3337212B2 (ja) ディジタルテレビジョン情報を伝送／受信する方法および装置
US3519750A (en) Synchronous digital multiplex communication system including switchover
US4185245A (en) Fault-tolerant clock signal distribution arrangement
JPS58101595A (ja) デイジタル時分割通話路装置
US5327402A (en) Clock supply apparatus
JP2611805B2 (ja) 伝送路切替方式
WO1997050189A1 (en) Arrangement and method relating to the handling of redundant signals and a telecommunications system comprising such
JPS6346616B2 (enrdf_load_stackoverflow)
JPH0879214A (ja) 無瞬断切替方法
JP2802672B2 (ja) アレイディスクおよびそのデータ復元方法
JP2581449B2 (ja) 無瞬断切替方式
JPH10322379A (ja) クロックパス切替方法
JPH0774755A (ja) Ａｔｍ通信システムにおける現用予備両系セル位相合せ装置
JPH01263566A (ja) 伝送遅延差測定方式
JPS60125031A (ja) 回線切替回路
KR0136071B1 (ko) Atm통신시스템
JP2713004B2 (ja) クロック供給方式
JP2894435B2 (ja) 無瞬断切替システムの位相調整回路
JP2000324072A (ja) ポインタ終端部と無瞬断切替方式
JP2856470B2 (ja) ２重化構成切り替え方式
JPS60134532A (ja) 伝送路切替回路
JP3040316B2 (ja) 冗長系伝送路の終端回路
JPH11205267A (ja) 無瞬断切替えシステム
JPH01264426A (ja) 伝送路切替方式
JPS60130947A (ja) 通話路同期接続方式