JPS58101314U - Clock pulse generation circuit - Google Patents
Clock pulse generation circuitInfo
- Publication number
- JPS58101314U JPS58101314U JP19760281U JP19760281U JPS58101314U JP S58101314 U JPS58101314 U JP S58101314U JP 19760281 U JP19760281 U JP 19760281U JP 19760281 U JP19760281 U JP 19760281U JP S58101314 U JPS58101314 U JP S58101314U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- clock pulse
- output
- generation
- differential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はディジタル・オーディオディスクの信号フォー
マットを示す図、第２図は本考案によるクロックパルス
発生回路の一実施例を示す回路図、第３図ａ ”’ ｊ
、第４図ａ〜ｊ、第５図ａ−ｊは第２図に示す回路の各
部動作波形図である。
１・・・負成分カット回路、２・・・微分回路、３・・
・負成分カット回路、４・・・スロープ形成回路、５・
・・プルアップ回路、６・・・ラッチ回路、７・・・差
動回路、訃・・ローパスフィルタ、９・・・電圧制御型
可変発振器。Fig. 1 is a diagram showing the signal format of a digital audio disc, Fig. 2 is a circuit diagram showing an embodiment of the clock pulse generation circuit according to the present invention, and Fig. 3 is a diagram showing the signal format of a digital audio disc.
, FIGS. 4a-j, and 5a-j are operation waveform diagrams of each part of the circuit shown in FIG. 2. 1... Negative component cut circuit, 2... Differential circuit, 3...
・Negative component cutting circuit, 4... slope forming circuit, 5.
...Pull-up circuit, 6...Latch circuit, 7...Differential circuit,...Low pass filter, 9...Voltage controlled variable oscillator.
Claims (1)
ロックパルスを発生する電圧制御型可変発振器と、前記
微分回路の正極微分出力の立下り部分にスロープを付与
するスロープ形成回路と、前記スロープ形成回路の出力
を前記クロックパルスの発生に同期してラッチする第１
ラッチ回路と、前記微分回路の微分出力に直流バイアス
を加えて正極性とした信号を前記クロックパルスの発生
に同期してラッチし、その反転出力を送出する第２ラッ
チ回路と、前記第１、第２ラッチ回路の出力レベル差を
求める差動回路と、前記差動回路の出力を平均化して前
記電圧制御型可変発振器に制御信号として供給するロー
パスフィルタとを備え、前記電圧制御型可変発振器から
前記入力信号に応答したクロックパルスを得ることを特
徴とするクロックパルス発生回路。a differentiating circuit that differentiates an input signal supplied from the outside; a voltage-controlled variable oscillator that generates a clock pulse; a slope forming circuit that imparts a slope to a falling portion of a positive differential output of the differentiating circuit; and the slope forming circuit. a first latching circuit output in synchronization with the generation of the clock pulse;
a latch circuit; a second latch circuit that latches a positive polarity signal by applying a DC bias to the differentiated output of the differentiating circuit in synchronization with the generation of the clock pulse, and sends out an inverted output thereof; a differential circuit for determining the output level difference of the second latch circuit; and a low-pass filter that averages the output of the differential circuit and supplies it as a control signal to the voltage-controlled variable oscillator. A clock pulse generation circuit characterized in that it obtains a clock pulse in response to the input signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19760281U JPS58101314U (en) | 1981-12-28 | 1981-12-28 | Clock pulse generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19760281U JPS58101314U (en) | 1981-12-28 | 1981-12-28 | Clock pulse generation circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58101314U true JPS58101314U (en) | 1983-07-09 |
| JPH0317481Y2 JPH0317481Y2 (en) | 1991-04-12 |
Family
ID=30110815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19760281U Granted JPS58101314U (en) | 1981-12-28 | 1981-12-28 | Clock pulse generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58101314U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5184559A (en) * | 1975-01-22 | 1976-07-23 | Kokusai Electric Co Ltd | |
| JPS5489259U (en) * | 1977-12-07 | 1979-06-23 |
-
1981
- 1981-12-28 JP JP19760281U patent/JPS58101314U/en active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5184559A (en) * | 1975-01-22 | 1976-07-23 | Kokusai Electric Co Ltd | |
| JPS5489259U (en) * | 1977-12-07 | 1979-06-23 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0317481Y2 (en) | 1991-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58101314U (en) | Clock pulse generation circuit | |
| JPS6067556U (en) | clock regeneration circuit | |
| JPS6059973U (en) | frequency comparator | |
| JPS583641U (en) | pulse delay circuit | |
| JPS58132434U (en) | Chattering absorption circuit | |
| JPS6140043U (en) | Differential A/D converter | |
| JPS6059974U (en) | Frequency/voltage conversion circuit | |
| JPH0156574B2 (en) | ||
| JPS6125627U (en) | Pulse jitter generation circuit | |
| JPS58120921U (en) | Configuration of clock signal circuit | |
| JPS60120499U (en) | Variable duty ratio circuit for sound output circuit | |
| JPS58129191U (en) | analog electronic clock | |
| JPS6135440U (en) | clock shaping circuit | |
| JPS5843041U (en) | Pulse period discrimination circuit | |
| JPS6181243U (en) | ||
| JPS6040149U (en) | Phase comparator for bit-synchronized PLL | |
| JPS583643U (en) | Pulse transmitter | |
| JPS58161334U (en) | monostable multivibrator | |
| JPS60192553U (en) | frequency conversion circuit | |
| JPS6021792U (en) | signal generator | |
| JPS59109297U (en) | Braking control circuit | |
| JPS6032838U (en) | PLL circuit | |
| JPH0298527U (en) | ||
| JPS6133100U (en) | Alarm sound generation circuit | |
| JPS5957035U (en) | phase comparator |