JPS5797150A - Instruction processing system - Google Patents

Instruction processing system

Info

Publication number
JPS5797150A
JPS5797150A JP55173459A JP17345980A JPS5797150A JP S5797150 A JPS5797150 A JP S5797150A JP 55173459 A JP55173459 A JP 55173459A JP 17345980 A JP17345980 A JP 17345980A JP S5797150 A JPS5797150 A JP S5797150A
Authority
JP
Japan
Prior art keywords
memory
accordance
control
register
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55173459A
Other languages
Japanese (ja)
Other versions
JPS6059610B2 (en
Inventor
Matsuo Shiranaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55173459A priority Critical patent/JPS6059610B2/en
Publication of JPS5797150A publication Critical patent/JPS5797150A/en
Publication of JPS6059610B2 publication Critical patent/JPS6059610B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)

Abstract

PURPOSE:To shorten a shifting time from generation of an error to start of restart execution, by a simple configuration, by accessing a control memory in accordance with a result of parity check of plural local memories, and reading out and controlling the corresponding control program. CONSTITUTION:This system is provided with a control memory 4, plural local memories 2 storing the same data, respectively, and the respective parity checking circuits 9, and in accordance with whether a read-out data of each memory 2 is correct or not, an available pattern of all the memories 2 is changed and the instruction is reexecuted. In this case, an address corresponding to the memory 4 is inputted to a register 4, also a controlling program corresponding to an availabe pattern of the memory 2 is stored in the memory 4 in advance so that an address to be set to the register 4 is controlled in accordance with an output of the circuit 9, the control memory 4 is accessed in accordance with a check result of the circuit 9, a corresponding control program is read out, by which the control is executed.
JP55173459A 1980-12-09 1980-12-09 Instruction processing method Expired JPS6059610B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55173459A JPS6059610B2 (en) 1980-12-09 1980-12-09 Instruction processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55173459A JPS6059610B2 (en) 1980-12-09 1980-12-09 Instruction processing method

Publications (2)

Publication Number Publication Date
JPS5797150A true JPS5797150A (en) 1982-06-16
JPS6059610B2 JPS6059610B2 (en) 1985-12-26

Family

ID=15960859

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55173459A Expired JPS6059610B2 (en) 1980-12-09 1980-12-09 Instruction processing method

Country Status (1)

Country Link
JP (1) JPS6059610B2 (en)

Also Published As

Publication number Publication date
JPS6059610B2 (en) 1985-12-26

Similar Documents

Publication Publication Date Title
EP0025801B1 (en) Access system for memory modules
KR830009518A (en) Data Processing System for Parallel Processing
DE3781294T2 (en) SEMICONDUCTOR MEMORY ARRANGEMENT.
US4300234A (en) Address pattern generator for testing a memory
KR950016066A (en) Integrated circuit with digital processor and Viterbi decoder with shared memory
ES443014A1 (en) Processing link control device for a data processing system processing data by executing a main routine and a sub-routine
JPS5755454A (en) Failure recovery system
GB2016758A (en) Checking Memories
US4525776A (en) Arithmetic logic unit arranged for manipulating bits
JPS5797151A (en) Instruction storage device
JPS5797150A (en) Instruction processing system
JPH033200A (en) Semiconductor memory
JPS5613573A (en) Memory control system
JPS57109055A (en) Readout control system for microinstruction
JPS5532110A (en) Check circuit for error correcting circuit
JPS54109333A (en) Main memory unit
JPS5638636A (en) Data processing unit
JPS57199055A (en) Information processing device
JPS57109199A (en) Alternate memory check system
JPS59109950A (en) Error processing system of control storage device
JPS578859A (en) Microprogram control device
JPS5614352A (en) Error check system
JPS56137600A (en) Alternative control check system for memory device
JPS5727342A (en) Error checking system for error detecting correcting circuit
JPS573157A (en) Storage device of interleave system