JPS5787265A - Reproducing circuit for receiving data - Google Patents

Reproducing circuit for receiving data

Info

Publication number
JPS5787265A
JPS5787265A JP16139380A JP16139380A JPS5787265A JP S5787265 A JPS5787265 A JP S5787265A JP 16139380 A JP16139380 A JP 16139380A JP 16139380 A JP16139380 A JP 16139380A JP S5787265 A JPS5787265 A JP S5787265A
Authority
JP
Japan
Prior art keywords
counter
count
counters
difference
count value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16139380A
Other languages
Japanese (ja)
Inventor
Masaki Kitamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP16139380A priority Critical patent/JPS5787265A/en
Publication of JPS5787265A publication Critical patent/JPS5787265A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To reproduce data in a high-reliability state, by controlling sampling colcks so that the count value of the second counter has a prescribed difference for the count value of the first counter. CONSTITUTION:The count value of a counter 22 is used as a write address to store inputted receiving data DIN in a buffer register 21 successively, and stored data read out successively by a count signal C2 of a counter 23 and are outputted as reproduced signal DOUT. Counters 22 and 23 have the same count quantity, and a difference N/2 is held between count contents of both counters. A phase locked loop is constituted by a comparator 24, a voltage control oscillator 25, and the counter 23 to perform such control that the differential phase between carrier-up signals CU1 and CU2 outputted from counters 22 and 23 is always 90 deg., thus holding the difference between count contents of counters in N/2.
JP16139380A 1980-11-18 1980-11-18 Reproducing circuit for receiving data Pending JPS5787265A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16139380A JPS5787265A (en) 1980-11-18 1980-11-18 Reproducing circuit for receiving data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16139380A JPS5787265A (en) 1980-11-18 1980-11-18 Reproducing circuit for receiving data

Publications (1)

Publication Number Publication Date
JPS5787265A true JPS5787265A (en) 1982-05-31

Family

ID=15734232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16139380A Pending JPS5787265A (en) 1980-11-18 1980-11-18 Reproducing circuit for receiving data

Country Status (1)

Country Link
JP (1) JPS5787265A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0536464A2 (en) * 1991-10-10 1993-04-14 Nec Corporation SONET DS-N desynchronizer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0536464A2 (en) * 1991-10-10 1993-04-14 Nec Corporation SONET DS-N desynchronizer

Similar Documents

Publication Publication Date Title
US4054921A (en) Automatic time-base error correction system
JPS645274A (en) Recording information reproducing device
GB1354187A (en) Apparatus for handling data
GB1079074A (en) Data handling system
JPS54143110A (en) Pcm signal tape cutting device
JPS5787265A (en) Reproducing circuit for receiving data
GB1137572A (en) Write circuit for a phase modulation system
JPS62231445A (en) Rotational phase generating device for rotary head
GB2244160B (en) Synchronisation of digital audio signals
JPS5516565A (en) Frequency synthesizer tuner
GB1301522A (en)
JPS5658113A (en) Data delaying device
GB1141704A (en) Readback circuits for information storage systems
JPS55163697A (en) Memory device
GB1327869A (en) Error detection apparatus
JPS554757A (en) Error control system of memory unit
KR860003534Y1 (en) Data selecter with counter
SU1554022A1 (en) Device for correction of signal for playback of digital magnetic record
JPS524733A (en) Reference signal formation circuit
JPS55157115A (en) Pcm recording and reproducing device
JPS56124177A (en) Tape counter device
JPS5746367A (en) Recording and reproducing system of data signal
JPS537310A (en) Magnetic tape control system
JPS53118015A (en) Interpolation reproduction of information
JPS6413300A (en) Redundancy circuit for serial read/write memory