JPS5750147A - Consecutive data transfer system in character multiplex time division multiplexer - Google Patents

Consecutive data transfer system in character multiplex time division multiplexer

Info

Publication number
JPS5750147A
JPS5750147A JP55124889A JP12488980A JPS5750147A JP S5750147 A JPS5750147 A JP S5750147A JP 55124889 A JP55124889 A JP 55124889A JP 12488980 A JP12488980 A JP 12488980A JP S5750147 A JPS5750147 A JP S5750147A
Authority
JP
Japan
Prior art keywords
consecutive data
data transfer
time division
transfer system
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55124889A
Other languages
Japanese (ja)
Inventor
Hiroichi Otsuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55124889A priority Critical patent/JPS5750147A/en
Publication of JPS5750147A publication Critical patent/JPS5750147A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To transfer consecutive data, by increasing the clock frequency given to a universal asynchronous receiver transmitter (UART). CONSTITUTION:A transmission from a start-stop terminal 4 is received at a period T4 of a UART6, it is superimposed on a high speed line in a period T9 at an MODEM2 and transmitted to a start-stop synchronizing terminal 5 after being the synchronizing time T10 at a UART7. In this case, the condition among the periods, T4>=T9>=T10 are required. Similarly, the similar conditions can be tstablished for the start-stop synchronizing terminals 4 and 5. Generally, the transmitter clock frequency of the UART is 16 times the portrate at terminal, but the required conditions can be satisfied by taking 16 times +alpha for the transmitter clock.
JP55124889A 1980-09-09 1980-09-09 Consecutive data transfer system in character multiplex time division multiplexer Pending JPS5750147A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55124889A JPS5750147A (en) 1980-09-09 1980-09-09 Consecutive data transfer system in character multiplex time division multiplexer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55124889A JPS5750147A (en) 1980-09-09 1980-09-09 Consecutive data transfer system in character multiplex time division multiplexer

Publications (1)

Publication Number Publication Date
JPS5750147A true JPS5750147A (en) 1982-03-24

Family

ID=14896599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55124889A Pending JPS5750147A (en) 1980-09-09 1980-09-09 Consecutive data transfer system in character multiplex time division multiplexer

Country Status (1)

Country Link
JP (1) JPS5750147A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS525202A (en) * 1975-07-02 1977-01-14 Hitachi Ltd Data transmission

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS525202A (en) * 1975-07-02 1977-01-14 Hitachi Ltd Data transmission

Similar Documents

Publication Publication Date Title
ES489851A1 (en) Method of synchronizing a quadphase receiver and clock synchronization device for carrying out the method
JPS57173232A (en) Automatic equalizer
DE3360307D1 (en) Digital telecommunication system
JPS5750147A (en) Consecutive data transfer system in character multiplex time division multiplexer
JPS5412618A (en) Information transmission recording system
HUT36628A (en) Method and circuit arrangemenet for restoring the decesive time interval of periodic signal
JPS5630347A (en) Single-speed digital subscriber's line transmission system
JPS5518775A (en) Data transfer system
JPS575453A (en) Nonaudio processing system for digital audio
JPS5528620A (en) Synchronizing system of communication line
JPS5738040A (en) Signal transmitter
JPS57186849A (en) Time division multiplex signal communication system
JPS5497301A (en) Signal transmission system
JPS5797238A (en) Time division multidimensional connector
JPS6473946A (en) Data relay system
JPS5725748A (en) Start-stop synchronizing system
JPS543406A (en) Data receiving system
JPS5614742A (en) Timing standardization system of communication system
JPS5739639A (en) Delay type phase correction system
JPS5544278A (en) Dial signal transmission system
JPS5715596A (en) Exchange control system for telephone and telegraphic line time division
JPS57204654A (en) Data transmitting system using data set
JPS57109461A (en) Facsimile transmission system
JPS55153476A (en) Transmission and recording system for facsimile video signal
JPS57157660A (en) Signal transmission system