JPS5734232A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS5734232A JPS5734232A JP10770580A JP10770580A JPS5734232A JP S5734232 A JPS5734232 A JP S5734232A JP 10770580 A JP10770580 A JP 10770580A JP 10770580 A JP10770580 A JP 10770580A JP S5734232 A JPS5734232 A JP S5734232A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- control signals
- signals
- outputted
- interfaces
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Microcomputers (AREA)
Abstract
PURPOSE:To increase flexibility and improve efficiency in an information processing system by connecting different family components through a bus adaptor. CONSTITUTION:An adaptor for connecting different family components is composed of bus driver/receiver BD/R 11 and 12 which conduct interfaces in each bus, an inverter 15 which is connected between these BD/R 11 and 12 and defines the direction of each bus when receiving a signal BUSACK to occupy the bus and decoders DECs 13 and 14 which receive control signals peculiar to each interface and convert the signals into signals suitable for other interfaces. The control signals MRQ, IORQ, RD, and WR pass the DEC 13 through the BD/R 11 and are outputted as the control signals MRD, MWR, IOR, and IOW fromthe BD/R 12. Reversed control signals pass the DEC14 through the BD/S 12 and are outputted from the BD/R 11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10770580A JPS5734232A (en) | 1980-08-07 | 1980-08-07 | Information processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10770580A JPS5734232A (en) | 1980-08-07 | 1980-08-07 | Information processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5734232A true JPS5734232A (en) | 1982-02-24 |
Family
ID=14465848
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10770580A Pending JPS5734232A (en) | 1980-08-07 | 1980-08-07 | Information processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5734232A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60180964A (en) * | 1984-02-24 | 1985-09-14 | 株式会社トクヤマ | Manufacture of aluminum nitride sintered body |
JPH04139565A (en) * | 1990-10-01 | 1992-05-13 | Sega Enterp Ltd | Multiple cpu apparatus |
JPH04286047A (en) * | 1990-10-12 | 1992-10-12 | Internatl Business Mach Corp <Ibm> | Data transfer device |
-
1980
- 1980-08-07 JP JP10770580A patent/JPS5734232A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60180964A (en) * | 1984-02-24 | 1985-09-14 | 株式会社トクヤマ | Manufacture of aluminum nitride sintered body |
JPH0512299B2 (en) * | 1984-02-24 | 1993-02-17 | Tokuyama Soda Kk | |
JPH04139565A (en) * | 1990-10-01 | 1992-05-13 | Sega Enterp Ltd | Multiple cpu apparatus |
JPH04286047A (en) * | 1990-10-12 | 1992-10-12 | Internatl Business Mach Corp <Ibm> | Data transfer device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3481282D1 (en) | CENTRIFUGE WITH A SCAN FOR THE ROTOR. | |
JPS5734232A (en) | Information processor | |
JPS5685112A (en) | Check system for electric circuit of car | |
AU7529787A (en) | A propulsion system for a water borne vessel | |
EP0154586A3 (en) | System and process for processing information | |
JPS5719830A (en) | Multiple connection system | |
JPS5617537A (en) | Information transmitting system using optical data bus line | |
JPS5556235A (en) | Initializing method of terminal controller on decentralized control system | |
JPS5583914A (en) | Card device for control data input/output | |
JPS5646351A (en) | Serial interface device | |
SU1061284A2 (en) | Discrete information transmission system | |
JPS55127651A (en) | Fault recognition system of multiprocessor system | |
JPS5728501A (en) | Control system for electric car | |
AU2791884A (en) | Resin interface detection system | |
JPS575140A (en) | Data processing system equipped with standard bus | |
SU1264361A1 (en) | Multichannel communication system with separation with respect to signal shape | |
JPS5617418A (en) | Input-output diagnosis system | |
JPS573133A (en) | Light pen output controlling system | |
JPS556655A (en) | Detection and processing system for fault | |
JPS6476232A (en) | System for diagnosing terminal equipment | |
JPS5621467A (en) | Call connection system | |
JPS57133736A (en) | Information transmitting system | |
JPS5638625A (en) | Connecting system for interface bus | |
JPS6428745A (en) | Data processor | |
JPS56119544A (en) | Code transmission system |