JPS5720998A - Memory control system - Google Patents

Memory control system

Info

Publication number
JPS5720998A
JPS5720998A JP9508880A JP9508880A JPS5720998A JP S5720998 A JPS5720998 A JP S5720998A JP 9508880 A JP9508880 A JP 9508880A JP 9508880 A JP9508880 A JP 9508880A JP S5720998 A JPS5720998 A JP S5720998A
Authority
JP
Japan
Prior art keywords
memory
transfer
external device
control system
during
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9508880A
Other languages
Japanese (ja)
Inventor
Kazuo Furukawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP9508880A priority Critical patent/JPS5720998A/en
Publication of JPS5720998A publication Critical patent/JPS5720998A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To increase a transfer speed by utilizing a circulating memory. CONSTITUTION:Once access from an external device is started, the contents of the additional memory 4i of a magnetic bubble memory unit 2i spefified via a selection signal line 11 are all transferred to an additional memory 12. During this transfer, defective position data which corresponds to data stored in the memory 12 previously is read and sent out to the external device via a converting circuit 7. During data transfer in the next cycle, the converting operation is performed similarly.
JP9508880A 1980-07-14 1980-07-14 Memory control system Pending JPS5720998A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9508880A JPS5720998A (en) 1980-07-14 1980-07-14 Memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9508880A JPS5720998A (en) 1980-07-14 1980-07-14 Memory control system

Publications (1)

Publication Number Publication Date
JPS5720998A true JPS5720998A (en) 1982-02-03

Family

ID=14128166

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9508880A Pending JPS5720998A (en) 1980-07-14 1980-07-14 Memory control system

Country Status (1)

Country Link
JP (1) JPS5720998A (en)

Similar Documents

Publication Publication Date Title
JPS57101957A (en) Storage control device
JPS5580164A (en) Main memory constitution control system
JPS5786959A (en) Data transfer control system
JPS5720998A (en) Memory control system
JPS55134442A (en) Data transfer unit
ES454340A1 (en) System for information transfer between peripheral circuits and a central unit
JPS57125427A (en) Circuit for transmitting simultaneously command signal
JPS5710853A (en) Memory device
JPS5750378A (en) Control system of data processor
JPS5745657A (en) Storage device
JPS5721146A (en) Data transmission system
JPS5556262A (en) Operation hysteresis retention system
JPS6429951A (en) Storage system
JPS55163677A (en) Memory read control system
JPS55166747A (en) Data processor
JPS5617432A (en) Circuit control system
JPS563486A (en) Magnetic bubble memory control system
JPS5361236A (en) Memory access control system
JPS5757369A (en) Access control system
JPS57209569A (en) Memory access device in vector processor system
JPS522242A (en) Information processing apparatus
JPS538026A (en) Readout system for error information
JPS5311548A (en) Error information transfer control system
JPS51142939A (en) Data processor
JPS54129910A (en) Selective signal information translator of registor of automatic switchboard