JPS57201320A - Edge trigger t-flip-flop - Google Patents

Edge trigger t-flip-flop

Info

Publication number
JPS57201320A
JPS57201320A JP56086464A JP8646481A JPS57201320A JP S57201320 A JPS57201320 A JP S57201320A JP 56086464 A JP56086464 A JP 56086464A JP 8646481 A JP8646481 A JP 8646481A JP S57201320 A JPS57201320 A JP S57201320A
Authority
JP
Japan
Prior art keywords
nand gate
input
cross
pair
constituted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56086464A
Other languages
Japanese (ja)
Other versions
JPH0154886B2 (en
Inventor
Hiroshi Mizuguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56086464A priority Critical patent/JPS57201320A/en
Publication of JPS57201320A publication Critical patent/JPS57201320A/en
Publication of JPH0154886B2 publication Critical patent/JPH0154886B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Abstract

PURPOSE:To obtain an edge trigger T-flip-flop which obtain differentiated outputs, by cross-coupling coincidence gate pairs, each of which is composed of a pair of NAND gates, with each other. CONSTITUTION:The 1st NAND gate pair 100 is constituted by cross-coupling the input and output terminals of a 2-input NAND gate 1 and a 4-input NAND gate 2. The 2nd NAND gate pair 200 is constituted by cross-coupling the input and output terminals of a 5-input NAND gate 3 and a 4-input NAND gate 4. The 3rd NAND gate pair 300 is constituted by cross coupling the input and output terminals of a 2-input NAND gate 5 and a 3-input NAND gate 6. Each NAND gate pair is cross-coupled as shown in the figure and a trigger signal input T and reset signal input R are connected to the pairs. In this way, an FF which can obtain a differentiated output P in addition to the Q and Q output is constituted.
JP56086464A 1981-06-04 1981-06-04 Edge trigger t-flip-flop Granted JPS57201320A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56086464A JPS57201320A (en) 1981-06-04 1981-06-04 Edge trigger t-flip-flop

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56086464A JPS57201320A (en) 1981-06-04 1981-06-04 Edge trigger t-flip-flop

Publications (2)

Publication Number Publication Date
JPS57201320A true JPS57201320A (en) 1982-12-09
JPH0154886B2 JPH0154886B2 (en) 1989-11-21

Family

ID=13887671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56086464A Granted JPS57201320A (en) 1981-06-04 1981-06-04 Edge trigger t-flip-flop

Country Status (1)

Country Link
JP (1) JPS57201320A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61199910A (en) * 1985-03-01 1986-09-04 大平洋機工株式会社 Manufacture of concrete

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61199910A (en) * 1985-03-01 1986-09-04 大平洋機工株式会社 Manufacture of concrete

Also Published As

Publication number Publication date
JPH0154886B2 (en) 1989-11-21

Similar Documents

Publication Publication Date Title
SE7713910L (en) CANONIC DOUBLE MODE FILTER
JPS5483341A (en) Digital integrated circuit
JPS57201320A (en) Edge trigger t-flip-flop
JPS57186836A (en) Counting circuit
JPS5491040A (en) Flip-flop circuit
JPS52104290A (en) Composite analysis unit
ATE51985T1 (en) DIGITAL DIFFERENTIAL FREQUENCY MIXER.
JPS573145A (en) Interruption processing method for microcomputer
JPS57143919A (en) Waveform shaping circuit
JPS6453620A (en) Flip-flop circuit
JPS5397455A (en) Photo switch
JPS5369567A (en) Integrating circuit for micro wave
JPS5426650A (en) Schmitt trigger circuit
BR7807215A (en) FIBER REACTIVE AZOLORS AND THEIR PREPARATION AND EMPLOYMENT
JPS574618A (en) Flip-flop
JPS56108145A (en) Logical operation device
USD227543S (en) Waste bin
JPS5234648A (en) Delay circuit
JPS56120217A (en) Peak signal detection circuit
JPS53142149A (en) Photo isolator circuit
JPS5373959A (en) Divider circuit
JPS55159620A (en) Flip-flop circuit providing with data preset function
JPS5561146A (en) Exclusive logical sum circuit
JPS52124835A (en) Level conversion circuit
JPS5482957A (en) Flip flop circuit of set-reset type