JPS5718097A - Failure processing system for storage device - Google Patents

Failure processing system for storage device

Info

Publication number
JPS5718097A
JPS5718097A JP9297580A JP9297580A JPS5718097A JP S5718097 A JPS5718097 A JP S5718097A JP 9297580 A JP9297580 A JP 9297580A JP 9297580 A JP9297580 A JP 9297580A JP S5718097 A JPS5718097 A JP S5718097A
Authority
JP
Japan
Prior art keywords
storage device
alteration
unit
unit part
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9297580A
Other languages
Japanese (ja)
Inventor
Hideki Fukuoka
Ikuro Koyanazu
Shizuo Shiokawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP9297580A priority Critical patent/JPS5718097A/en
Publication of JPS5718097A publication Critical patent/JPS5718097A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications

Abstract

PURPOSE:To automize the failure processing in high speed, by using the corresponding address and alteration carrier bit of the main and secondary storage device by an address conversion table and rolling in them from the corresponding unit part of the secondary storage device to the failure producing unit part of the main storage device. CONSTITUTION:A processor 1, main storage device 2 having a plurality of unit parts 3, secondary storage device 12 having a number of unit parts 13 of the same capacity as the unit parts 3, and controller 4 for roll-in and roll-out between the devices 2 and 12, are provided, and the content of the desired unit parts is rolled into the device 2 from the device 12. In this case, the controller 4 is provided with an address conversion table 5 which corresponds the alteration carrier bits corresponding to each part to be desired to the unit part addresses of the device 12. At the detection of failures due to the main storage access from the processor 1, if the alteration carrier bit corresponding to the failure detecting unit part shows no alteration, a table 5 obtains the unit part address of the device 12 corresponding to be rolled in the device 2.
JP9297580A 1980-07-07 1980-07-07 Failure processing system for storage device Pending JPS5718097A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9297580A JPS5718097A (en) 1980-07-07 1980-07-07 Failure processing system for storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9297580A JPS5718097A (en) 1980-07-07 1980-07-07 Failure processing system for storage device

Publications (1)

Publication Number Publication Date
JPS5718097A true JPS5718097A (en) 1982-01-29

Family

ID=14069395

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9297580A Pending JPS5718097A (en) 1980-07-07 1980-07-07 Failure processing system for storage device

Country Status (1)

Country Link
JP (1) JPS5718097A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6280743A (en) * 1985-10-01 1987-04-14 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Processing method of exception of address conversion

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6280743A (en) * 1985-10-01 1987-04-14 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Processing method of exception of address conversion
JPH0450621B2 (en) * 1985-10-01 1992-08-14 Intaanashonaru Bijinesu Mashiinzu Corp

Similar Documents

Publication Publication Date Title
ES8105872A1 (en) Memory system comprising a serial storage device.
EP0345000A3 (en) Data processing system including different throughput access sources
JPS5332633A (en) Information processing unit
JPS5724098A (en) Fault detecting system of buffer memory control circuit
JPS5718097A (en) Failure processing system for storage device
JPS52120857A (en) Malfunction detector for many parallel drive devices
JPS57162056A (en) Composite computer system
JPS5466727A (en) Access control system for buffer memory
JPS52142441A (en) Memory . access control method
JPS55116126A (en) Multiplexer channel system
JPS5654510A (en) Data transferring method of sequencer
JPS5235947A (en) Information processing unit for imaginary memory system
JPS5644178A (en) Buffer memory control system
JPS5264838A (en) Memory control system
JPS522224A (en) Fault detection system for memory unit
JPS5372532A (en) Access system for memory unit
JPS52110537A (en) Multiple data processing system
JPS5335447A (en) Multi processor system
JPS5544657A (en) Decentralized control system
JPS5676859A (en) Memory device
JPS53148941A (en) Statistics processing system
JPS5353932A (en) Fault detection system for memory address line
JPS5448129A (en) Information processor
JPS5314530A (en) Processing load dispersion system
JPS57121726A (en) Multiprocessor system