JPS57170000A - Redundancy constitution of memory and operating system - Google Patents

Redundancy constitution of memory and operating system

Info

Publication number
JPS57170000A
JPS57170000A JP56055073A JP5507381A JPS57170000A JP S57170000 A JPS57170000 A JP S57170000A JP 56055073 A JP56055073 A JP 56055073A JP 5507381 A JP5507381 A JP 5507381A JP S57170000 A JPS57170000 A JP S57170000A
Authority
JP
Japan
Prior art keywords
memory
memories
active system
acts
destruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56055073A
Other languages
Japanese (ja)
Inventor
Mamoru Higuchi
Tatsuo Sunochi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56055073A priority Critical patent/JPS57170000A/en
Publication of JPS57170000A publication Critical patent/JPS57170000A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/74Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To achieve memory switching without interruption and to eliminate the need for the initial program loading at memory destruction, by switching the operating state from a cold standby system to active system and from hot standby system to the active system, according to the status through the use of three or the like memories. CONSTITUTION:Three memories 11a-11c are accessed by taking the same address space via processors 13a and 13b, and system control circuits 12a and 12b selecting the memories as required. The memory 11a acts like an active system making read/write, the memory 11b acts like a hot standby system only with write and the memory 11c acts like a cold standby system only with the initial loading. At the memories 11a and 11b destruction due to software runaway, the memory 11c becomes the active system via the circuits 12a and 12b, and when the memory 11b is guaranteed, the memory 11b is switched to the active system, the initial program load at memory destruction is unnecessary and the memories are switched without interruption, allowing to prevent the lowering in the processing speed.
JP56055073A 1981-04-14 1981-04-14 Redundancy constitution of memory and operating system Pending JPS57170000A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56055073A JPS57170000A (en) 1981-04-14 1981-04-14 Redundancy constitution of memory and operating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56055073A JPS57170000A (en) 1981-04-14 1981-04-14 Redundancy constitution of memory and operating system

Publications (1)

Publication Number Publication Date
JPS57170000A true JPS57170000A (en) 1982-10-19

Family

ID=12988512

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56055073A Pending JPS57170000A (en) 1981-04-14 1981-04-14 Redundancy constitution of memory and operating system

Country Status (1)

Country Link
JP (1) JPS57170000A (en)

Similar Documents

Publication Publication Date Title
JPH0113573B2 (en)
MY109414A (en) Bus interface logic for computer system having dual bus architecture
KR19990017082A (en) Serial Parallel Cache Device
JPS57170000A (en) Redundancy constitution of memory and operating system
KR100353448B1 (en) Apparatus and method for controlling shared memory
KR970006412B1 (en) Multiprocessor memory control device
JP2676806B2 (en) Memory protection method
JPS6226738B2 (en)
KR20000005448U (en) Processor redundancy system
KR0174608B1 (en) Microcomputer with direct memory access function and control method
KR930023847A (en) Parallel processor system
JPS55116145A (en) Microprogram controller
JPS6055459A (en) Control method of block data transfer and storage
JPS55127790A (en) Duplex system of exchange processing unit
JPH03105440A (en) Shared memory access system
KR890015139A (en) Pseudo-scramble system of computer
JPS5528101A (en) Constitution control system of main memory
JPH02151950A (en) Cache memory controller
JPS5734264A (en) Multiprocessor
JPH04296954A (en) Memory system
JPS6210751A (en) Microcomputer circuit
JPH05225358A (en) Input/output circuit for microcomputer
JPS61147358A (en) Initial program loading circuit
JPS56155465A (en) Storage device distributed type multiprocessor system
JPS57212518A (en) Constitution controlling circuit system