JPS57162556A - Data flow controller - Google Patents

Data flow controller

Info

Publication number
JPS57162556A
JPS57162556A JP56047389A JP4738981A JPS57162556A JP S57162556 A JPS57162556 A JP S57162556A JP 56047389 A JP56047389 A JP 56047389A JP 4738981 A JP4738981 A JP 4738981A JP S57162556 A JPS57162556 A JP S57162556A
Authority
JP
Japan
Prior art keywords
value
counter
adjacent node
answer
window value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56047389A
Other languages
Japanese (ja)
Inventor
Shiro Sakata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56047389A priority Critical patent/JPS57162556A/en
Publication of JPS57162556A publication Critical patent/JPS57162556A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

PURPOSE:To attain the transmission of data with high efficiency with use of the window value corresponding to each adjacent node, by setting the window value of the adjacent node to a window value storing buffer every time the adjacent node is increased. CONSTITUTION:An answer of confirmation is detected by a detecting circuit 12 for answer of confirmation through a transmission/reception controller 1, and the detection of answer is informed to a transfer controller 3. The circuit 12 starts a window value storing buffer 9, and the window value of the adjacent node is set to a transmission counter 5. On the other hand, the device 3 indicates a comparator 8 to check the value of a reception counter 6. If the value of the counter 6 is 0, the subsequent processes are not carried out to wait for the request for the next data transfer which is given from an upper system information processor 2. In case the value is not 0, the device 3 counts down the value of the counter 6 by one and indicates the comparator 8 to check the value of counter 6. Then an indication is given to a data buffer 10 to transfer the head data.
JP56047389A 1981-03-31 1981-03-31 Data flow controller Pending JPS57162556A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56047389A JPS57162556A (en) 1981-03-31 1981-03-31 Data flow controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56047389A JPS57162556A (en) 1981-03-31 1981-03-31 Data flow controller

Publications (1)

Publication Number Publication Date
JPS57162556A true JPS57162556A (en) 1982-10-06

Family

ID=12773745

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56047389A Pending JPS57162556A (en) 1981-03-31 1981-03-31 Data flow controller

Country Status (1)

Country Link
JP (1) JPS57162556A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8065465B1 (en) * 2009-06-10 2011-11-22 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US8325194B1 (en) 2009-06-10 2012-12-04 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US9367487B1 (en) 2009-06-10 2016-06-14 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8065465B1 (en) * 2009-06-10 2011-11-22 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US8325194B1 (en) 2009-06-10 2012-12-04 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types
US9367487B1 (en) 2009-06-10 2016-06-14 Nvidia Corporation Mitigating main crossbar load using dedicated connections for certain traffic types

Similar Documents

Publication Publication Date Title
JPS57162556A (en) Data flow controller
DE3280364D1 (en) DATA TRANSFER SYSTEM WITH THE POSSIBILITY OF ANALYZING FAULTS OR PROBLEMS.
FR2547934B1 (en) AUTOMATICALLY SWITCHED DEVICE CALCULATION SYSTEM AND DEVICE SPECIFIC TO SUCH SWITCHES
JPS5454549A (en) Processing system for data collection miss
JPS5435614A (en) Transfer speed selecting system in facsimile
JPS57208696A (en) Diagnosing system of storage device
ATE298160T1 (en) COMPUTER NETWORK WITH NON-DETERMINISTIC ACCESS BUT WITH DETERMINISTIC ACCESS TIME
JPS5714931A (en) Interruption controlling system
JPS6457353A (en) Memory controller
JPS6461145A (en) Retransmission timing setting system for control signal in remote control system
JPH0438154U (en)
JPS6410604U (en)
JPS57196367A (en) Electronic cash register system
JPS5719847A (en) Parity check system of memory
JPS549522A (en) Error detecting system in image transmitting unit
JPS54127236A (en) Input-output interface control system
JPS57111730A (en) Data processing system
JPS52104832A (en) Interface trouble discrimination
JPS5523564A (en) Input/output control unit
JPS6340382B2 (en)
JPS5452938A (en) Channel control system
JPS5295906A (en) Line monitoring device
JPS57193839A (en) Data processing device
JPS5783836A (en) Check system for data transferring error
JPS5451347A (en) Fault detection system of data processor