JPS57153361A - Processor for logical input and output - Google Patents
Processor for logical input and outputInfo
- Publication number
- JPS57153361A JPS57153361A JP4016581A JP4016581A JPS57153361A JP S57153361 A JPS57153361 A JP S57153361A JP 4016581 A JP4016581 A JP 4016581A JP 4016581 A JP4016581 A JP 4016581A JP S57153361 A JPS57153361 A JP S57153361A
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- processor
- program
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To reduce the load required for the processing of logical input and output in a central operation unit, by performing only a logical instruction with a CPU and executing the managing and control execution for input and output with a logical input and output processor. CONSTITUTION:A logical input and output request issued from an application program is transmitted to a logical input and output processor 22 with a program 26. A fundamental application program 23 interpretes the logical input and output request content, produces procedures for physical input and output execution and arranges a required data and given a physical instruction to an input and output execution program 24. This program 24 outputs the content of instruction to an input and output device 25. Since the processor 22 is an entirely independent operation processor form a CPU having an application program 21, a program 26 and a supervisor 27, both can execute independent processing at the same time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4016581A JPS57153361A (en) | 1981-03-19 | 1981-03-19 | Processor for logical input and output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4016581A JPS57153361A (en) | 1981-03-19 | 1981-03-19 | Processor for logical input and output |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57153361A true JPS57153361A (en) | 1982-09-21 |
Family
ID=12573146
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4016581A Pending JPS57153361A (en) | 1981-03-19 | 1981-03-19 | Processor for logical input and output |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57153361A (en) |
-
1981
- 1981-03-19 JP JP4016581A patent/JPS57153361A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55112651A (en) | Virtual computer system | |
ATE161980T1 (en) | SYSTEM FOR OPERATING APPLICATION SOFTWARE IN A SAFETY-CRITICAL ENVIRONMENT | |
ES8402954A1 (en) | Information processing unit. | |
EP0287295A3 (en) | Multiple i/o bus virtual broadcast of programmed i/o instructions | |
JPS6444509A (en) | High speed input/output module and plc device | |
JPS5764859A (en) | Multi-processor system | |
JPS57153361A (en) | Processor for logical input and output | |
JPS57152065A (en) | Programmable logic controller | |
JPS57155675A (en) | Input system of symbol command | |
JPS56153457A (en) | Measuring device for computer load | |
JPS57178553A (en) | Multiprocessor system | |
JPS6417129A (en) | Control system for input/output interruption of virtual computer | |
JPS57111639A (en) | Program debugging system | |
JPS5717058A (en) | Control system of microprogram | |
JPS5750046A (en) | Data transmission system | |
Debaere et al. | A shared-memory modula-2 multiprocessor for real-time control applications | |
FR2447577A1 (en) | Multiple processor computer system - adopts initial interconnection structure until re-configured under program control | |
JPS51112245A (en) | Monitor control system of electronic computer organization | |
JPS57153364A (en) | Calculation controller | |
JPS6418843A (en) | Cache memory device | |
HADDON | Machine-independent real-time operating system interfaces[Ph. D. Thesis] | |
JPS573124A (en) | Processing request selecting circuit | |
JPS56166533A (en) | Electronic computer | |
JPS57146365A (en) | Data driving type of parallel processing computer | |
JPS5734263A (en) | Simple multiprocessor system |