JPS57123463A - Memory access control system - Google Patents

Memory access control system

Info

Publication number
JPS57123463A
JPS57123463A JP56010017A JP1001781A JPS57123463A JP S57123463 A JPS57123463 A JP S57123463A JP 56010017 A JP56010017 A JP 56010017A JP 1001781 A JP1001781 A JP 1001781A JP S57123463 A JPS57123463 A JP S57123463A
Authority
JP
Japan
Prior art keywords
access
register
control
turned
memory access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56010017A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0348544B2 (enrdf_load_stackoverflow
Inventor
Masanori Takahashi
Minoru Etsuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56010017A priority Critical patent/JPS57123463A/ja
Publication of JPS57123463A publication Critical patent/JPS57123463A/ja
Publication of JPH0348544B2 publication Critical patent/JPH0348544B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
JP56010017A 1981-01-26 1981-01-26 Memory access control system Granted JPS57123463A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56010017A JPS57123463A (en) 1981-01-26 1981-01-26 Memory access control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56010017A JPS57123463A (en) 1981-01-26 1981-01-26 Memory access control system

Publications (2)

Publication Number Publication Date
JPS57123463A true JPS57123463A (en) 1982-07-31
JPH0348544B2 JPH0348544B2 (enrdf_load_stackoverflow) 1991-07-24

Family

ID=11738620

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56010017A Granted JPS57123463A (en) 1981-01-26 1981-01-26 Memory access control system

Country Status (1)

Country Link
JP (1) JPS57123463A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5940365A (ja) * 1982-08-31 1984-03-06 Toshiba Corp デイスクレコ−ド再生装置
JPS603774A (ja) * 1983-06-22 1985-01-10 Nec Corp システム制御装置
JPS6168774A (ja) * 1984-09-10 1986-04-09 Fujitsu Ltd メモリデバイスのキ−ロツク制御方式
JPS6365553A (ja) * 1986-09-05 1988-03-24 Fujitsu Ltd 入出力装置構成制御デ−タの信頼性保証方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6754753B2 (en) * 2001-04-27 2004-06-22 International Business Machines Corporation Atomic ownership change operation for input/output (I/O) bridge device in clustered computer system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5940365A (ja) * 1982-08-31 1984-03-06 Toshiba Corp デイスクレコ−ド再生装置
JPS603774A (ja) * 1983-06-22 1985-01-10 Nec Corp システム制御装置
JPS6168774A (ja) * 1984-09-10 1986-04-09 Fujitsu Ltd メモリデバイスのキ−ロツク制御方式
JPS6365553A (ja) * 1986-09-05 1988-03-24 Fujitsu Ltd 入出力装置構成制御デ−タの信頼性保証方式

Also Published As

Publication number Publication date
JPH0348544B2 (enrdf_load_stackoverflow) 1991-07-24

Similar Documents

Publication Publication Date Title
JPS57123463A (en) Memory access control system
JPS5622160A (en) Data processing system having additional processor
JPS5371537A (en) Information processor
JPS5523504A (en) Message communication system in multi-processor
JPS5440049A (en) Information process system
JPS5672753A (en) Selective processor for occupation of common bus line
JPS57143654A (en) Memory sequence extending circuit
JPS5563423A (en) Data transfer system
JPS5368138A (en) Interrupt priority determining circuit
JPS55124832A (en) Input unit of japanese language
JPS5591033A (en) Information processor which reports propriety of interruption
JPS5619131A (en) Overrun preventing system
JPS57193839A (en) Data processing device
JPS5794865A (en) Transfer control system of common data for data process system
JPS57150195A (en) Address converting circuit
JPS54162429A (en) Data transfer system
JPS5643896A (en) Key telephone control circuit
JPS578861A (en) Microprocessor system
JPS56168256A (en) Data processor
JPS56137418A (en) Clock switching system for duplex data processor
JPS57108914A (en) Control system for right of using bus
JPS57150051A (en) Memory control system
JPS5644181A (en) Data processor
JPS5553761A (en) Information processor
JPS5597628A (en) Information processor