JPS57117194A - Protection method for data destruction of backup ram at power supply interruption of microcomputer system - Google Patents
Protection method for data destruction of backup ram at power supply interruption of microcomputer systemInfo
- Publication number
- JPS57117194A JPS57117194A JP56001514A JP151481A JPS57117194A JP S57117194 A JPS57117194 A JP S57117194A JP 56001514 A JP56001514 A JP 56001514A JP 151481 A JP151481 A JP 151481A JP S57117194 A JPS57117194 A JP S57117194A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- signal
- ram
- main power
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Stand-By Power Supply Arrangements (AREA)
Abstract
PURPOSE:To completely prevent the destruction of data, by synchronizing a generated timing of a main power supply interruption detection signal with a control signal of a microcomputer. CONSTITUTION:When a main power supply turns off, a voltage of an inverted input V1 of a comparator 11 detecting the interruption of the main power supply is gradually lowered. If the main power supply is interrupted, an output of the comparator 11 is at high level after a time Ta, and when an ALE signal is generated at a specified timing, an FF12 to generate an RAM chip selection inhibit ing signal is set with the ALE signal in synchronizing with the control signal of a CPU15 to inhibit the chip selection of the RAM. Thus, in the memory instruction, before the data of RAM is effective from the generation of the ALE signal, since the chip selection signal of the RAM is inhibited, the RAM data destruction is completely prevented.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001514A JPS57117194A (en) | 1981-01-08 | 1981-01-08 | Protection method for data destruction of backup ram at power supply interruption of microcomputer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001514A JPS57117194A (en) | 1981-01-08 | 1981-01-08 | Protection method for data destruction of backup ram at power supply interruption of microcomputer system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57117194A true JPS57117194A (en) | 1982-07-21 |
Family
ID=11503586
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56001514A Pending JPS57117194A (en) | 1981-01-08 | 1981-01-08 | Protection method for data destruction of backup ram at power supply interruption of microcomputer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57117194A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5937629U (en) * | 1982-08-31 | 1984-03-09 | アンリツ株式会社 | Memory content retention circuit |
JPS6072012A (en) * | 1983-09-28 | 1985-04-24 | Toshiba Corp | Battery backup circuit of memory |
JPS60238920A (en) * | 1984-05-11 | 1985-11-27 | Fanuc Ltd | Data holding circuit of memory |
JPS6194127A (en) * | 1984-10-12 | 1986-05-13 | Mitsubishi Electric Corp | Protecting device for service interruption mode |
-
1981
- 1981-01-08 JP JP56001514A patent/JPS57117194A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5937629U (en) * | 1982-08-31 | 1984-03-09 | アンリツ株式会社 | Memory content retention circuit |
JPS6072012A (en) * | 1983-09-28 | 1985-04-24 | Toshiba Corp | Battery backup circuit of memory |
JPS60238920A (en) * | 1984-05-11 | 1985-11-27 | Fanuc Ltd | Data holding circuit of memory |
JPS6194127A (en) * | 1984-10-12 | 1986-05-13 | Mitsubishi Electric Corp | Protecting device for service interruption mode |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57117194A (en) | Protection method for data destruction of backup ram at power supply interruption of microcomputer system | |
JPS5599522A (en) | Combustion controller | |
JPS5713238A (en) | Back-up system of control computer for efi engine | |
JPS52115048A (en) | Method of protecting elevator control device | |
JPS5775304A (en) | Power supply for controller | |
JPS5753892A (en) | Prom protecting circuit for misinsertion of prom writer | |
JPS54155741A (en) | Data collector unit | |
ES284615U (en) | Method and device for monitoring a power supply network | |
JPS53111247A (en) | Control system for memory unit | |
JPS5720845A (en) | Data protecting system | |
JPS57176401A (en) | Malfunction preventing system for alarm circuit at input power supply application | |
JPS5221585A (en) | Signal holding circuit | |
JPS57147728A (en) | Electronic computer system | |
JPS5674688A (en) | Program system timer device | |
JPS5624592A (en) | Time setting system | |
JPS57167196A (en) | Memory circuit | |
JPS54116969A (en) | Time limit device | |
JPS52143673A (en) | Method of setting discharging path of unloader | |
JPS543437A (en) | Cash memory control system | |
JPS553011A (en) | Error processing system for sequence control unit | |
JPS57157322A (en) | Microcomputer device | |
JPS56165993A (en) | Connection method for power supply of ic memory | |
JPS5461426A (en) | Memory destruction preventing device for memory unit | |
JPS57211652A (en) | Data processing device | |
JPS56124141A (en) | System controlling system for magnetic recording and reproducing device |