JPS57113666A - Operation check system for data transfer device - Google Patents

Operation check system for data transfer device

Info

Publication number
JPS57113666A
JPS57113666A JP55188285A JP18828580A JPS57113666A JP S57113666 A JPS57113666 A JP S57113666A JP 55188285 A JP55188285 A JP 55188285A JP 18828580 A JP18828580 A JP 18828580A JP S57113666 A JPS57113666 A JP S57113666A
Authority
JP
Japan
Prior art keywords
adc
data
ram
check
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55188285A
Other languages
Japanese (ja)
Other versions
JPS6056022B2 (en
Inventor
Tetsuhiko Seki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55188285A priority Critical patent/JPS6056022B2/en
Publication of JPS57113666A publication Critical patent/JPS57113666A/en
Publication of JPS6056022B2 publication Critical patent/JPS6056022B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L13/00—Details of the apparatus or circuits covered by groups H04L15/00 or H04L17/00
    • H04L13/02—Details not particular to receiver or transmitter
    • H04L13/08—Intermediate storage means

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Debugging And Monitoring (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To check the operation simply, by taking the value of address counter of a memory as system check data. CONSTITUTION:An output data of a stored address counter S-ADC is connected to a memory RAM via a data selector D-SEL. The operation check of a device A1 is made that data is read out from an RAM with a load address counter L-ADC, after the output of the S-ADC is written in the address of the RAM designated with the S-ADC and the data and the output of the L-ADC are compared at a comparator CMP. Further, the opration check of transmission lines 1-4 between devices is made that the content of the RAM is block-transferred and the readout is made by the L-ADC at the transferred address.
JP55188285A 1980-12-29 1980-12-29 Operation check method of data transfer equipment Expired JPS6056022B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55188285A JPS6056022B2 (en) 1980-12-29 1980-12-29 Operation check method of data transfer equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55188285A JPS6056022B2 (en) 1980-12-29 1980-12-29 Operation check method of data transfer equipment

Publications (2)

Publication Number Publication Date
JPS57113666A true JPS57113666A (en) 1982-07-15
JPS6056022B2 JPS6056022B2 (en) 1985-12-07

Family

ID=16220958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55188285A Expired JPS6056022B2 (en) 1980-12-29 1980-12-29 Operation check method of data transfer equipment

Country Status (1)

Country Link
JP (1) JPS6056022B2 (en)

Also Published As

Publication number Publication date
JPS6056022B2 (en) 1985-12-07

Similar Documents

Publication Publication Date Title
JPS5539933A (en) Process control device
JPS57113666A (en) Operation check system for data transfer device
JPS5476034A (en) Bus data transfer system
JPS5398741A (en) High level recording and processing system
JPS5799842A (en) Data transmission system
JPS5724189A (en) Scatter control system for automatic exchanger
JPS56118164A (en) Processor of video information
JPS56100587A (en) Initial program loading system of remote station
JPS56168251A (en) Data transfer buffer system
JPS52128001A (en) Automatic address adding system
JPS55157027A (en) Input and output transfer control unit
JPS56114197A (en) Semiconductor memory device
JPS5682946A (en) Microcomputer system
JPS5750378A (en) Control system of data processor
JPS53114620A (en) Data transfer control system
JPS5353932A (en) Fault detection system for memory address line
JPS56122260A (en) Artificial call test system
JPS5682938A (en) Data buffer control system
JPS57134732A (en) Program load system for portable data input and output device
JPS5588457A (en) Mailbox communication system
JPS56168256A (en) Data processor
JPS6484354A (en) Memory access system
JPS5776989A (en) Connecting system for data processor
JPS5797144A (en) Storage device
JPS56157521A (en) Command chaining control system