JPS57111889A - Protection system - Google Patents

Protection system

Info

Publication number
JPS57111889A
JPS57111889A JP55185406A JP18540680A JPS57111889A JP S57111889 A JPS57111889 A JP S57111889A JP 55185406 A JP55185406 A JP 55185406A JP 18540680 A JP18540680 A JP 18540680A JP S57111889 A JPS57111889 A JP S57111889A
Authority
JP
Japan
Prior art keywords
competence
access
register
subject
cpr4
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55185406A
Other languages
Japanese (ja)
Inventor
Yutaka Katsumata
Hideyasu Fukazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd filed Critical Fujitsu Ltd
Priority to JP55185406A priority Critical patent/JPS57111889A/en
Publication of JPS57111889A publication Critical patent/JPS57111889A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Abstract

PURPOSE:To produce in a high speed an access competence to an access subject, by deciding an access competence to the access subject with an OR of the access competence and the access competence of a pointer. CONSTITUTION:A field exists in the upper bit of a general-purpose register GRI designated by a pace register designating part B to designate access competence preserving registers CPR1 and CPR4. The registers CPR1 and CPR4 store a segment ID plus the access competence information to the segment ID. The ID of a selected access competence preserving register CPRm is connected to the added address to be fed to a memory address register MAR. An OR is secured between the access competence information of the register CRPm and the contents of a full subject competence register AOR. The result of this OR is set to a competence register AR.
JP55185406A 1980-12-29 1980-12-29 Protection system Pending JPS57111889A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55185406A JPS57111889A (en) 1980-12-29 1980-12-29 Protection system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55185406A JPS57111889A (en) 1980-12-29 1980-12-29 Protection system

Publications (1)

Publication Number Publication Date
JPS57111889A true JPS57111889A (en) 1982-07-12

Family

ID=16170231

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55185406A Pending JPS57111889A (en) 1980-12-29 1980-12-29 Protection system

Country Status (1)

Country Link
JP (1) JPS57111889A (en)

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
DE3580396D1 (en) DATA PROCESSING SYSTEM WITH OVERLAPPING OF THE DATA TRANSFER BETWEEN REGISTERS OF THE CENTRAL PROCESSING UNIT AND DATA TRANSFER FROM AND TO THE MAIN STORAGE.
JPS56130884A (en) Semiconductor memory device
JPS5319728A (en) Data treansfer processing system
JPS57111889A (en) Protection system
JPS54109728A (en) Memory device
JPS5760441A (en) Information processing equipment
JPS54140437A (en) Parallel process system
JPS5326632A (en) Common memory control unit
JPS5621245A (en) Detection system of address coincidence system
JPS55101180A (en) Address extension unit
JPS56163570A (en) Multiple imaginary storage control system for multiple virtual computer system
JPS5212536A (en) Buffer memory control system
JPS54108539A (en) Virtual memory control system of information processor
JPS5785148A (en) Instruction sequence control device
JPS5222449A (en) Microprocessor
JPS563486A (en) Magnetic bubble memory control system
JPS57157369A (en) Loop tracking processing system
JPS5644178A (en) Buffer memory control system
JPS5576446A (en) Pre-fetch control system
JPS5534337A (en) Multi assumption space control system
JPS5462735A (en) Memory control system
JPS56117400A (en) Buffer memory control system
JPS5226134A (en) Microprocessor system
ATE13230T1 (en) CIRCUIT ARRANGEMENT FOR PROCESSING DATA IN A DATA PROCESSING SYSTEM CONSISTING OF CENTRAL PROCESSOR, WORKING MEMORY AND A BUFFER MEMORY ARRANGED BETWEEN.