JPS57106938A - Continuous processing system for undefined-length data - Google Patents
Continuous processing system for undefined-length dataInfo
- Publication number
- JPS57106938A JPS57106938A JP18347780A JP18347780A JPS57106938A JP S57106938 A JPS57106938 A JP S57106938A JP 18347780 A JP18347780 A JP 18347780A JP 18347780 A JP18347780 A JP 18347780A JP S57106938 A JPS57106938 A JP S57106938A
- Authority
- JP
- Japan
- Prior art keywords
- data
- length
- register
- counter
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To process undefined-length data continuously at a high speed with high efficiency, by reporting the length of data processed actually through the specification of a specific flag on an input and output command. CONSTITUTION:An input and output command consists of a command code 1, a data address part 2, a processed-data-length reporting flag 3, and a data-length specification part 4. In an address register 10, an address for access to a main storage device MS is held, and the address part 2 is set as an initial value and updated each time data transfer is performed; and data length is calculated by an adding circuit 11 after a command is executed, and then set in the register 10 through a register 12. Transfer data length is controlled by a counter 13 and decreased each time data is transferred to or from the MS and when the counter value goes down to zero, the data transfer is stopped. Processed data length is counted by a counter 14 and data from an I/O is set in a data register 15 and transferred to the MS; the value of the counter 14 is set after a command is executed and transferred to the MS.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18347780A JPS57106938A (en) | 1980-12-24 | 1980-12-24 | Continuous processing system for undefined-length data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18347780A JPS57106938A (en) | 1980-12-24 | 1980-12-24 | Continuous processing system for undefined-length data |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106938A true JPS57106938A (en) | 1982-07-03 |
JPS6238748B2 JPS6238748B2 (en) | 1987-08-19 |
Family
ID=16136479
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18347780A Granted JPS57106938A (en) | 1980-12-24 | 1980-12-24 | Continuous processing system for undefined-length data |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106938A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63238631A (en) * | 1986-12-17 | 1988-10-04 | インテル・コーポレーション | Execution apparatus for i/o processor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5587221A (en) * | 1978-12-25 | 1980-07-01 | Hitachi Ltd | Channel unit |
-
1980
- 1980-12-24 JP JP18347780A patent/JPS57106938A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5587221A (en) * | 1978-12-25 | 1980-07-01 | Hitachi Ltd | Channel unit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63238631A (en) * | 1986-12-17 | 1988-10-04 | インテル・コーポレーション | Execution apparatus for i/o processor |
Also Published As
Publication number | Publication date |
---|---|
JPS6238748B2 (en) | 1987-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57106938A (en) | Continuous processing system for undefined-length data | |
JPS5730068A (en) | Data processing system | |
JPS5324743A (en) | Bus selector for electronic computer | |
JPS57113144A (en) | Stored program computer | |
JPS56135266A (en) | Data processing system | |
JPS5414133A (en) | Control system for input and output channel | |
JPS5798030A (en) | Data processing system | |
JPS5339022A (en) | Information process unit | |
JPS5356936A (en) | Transfer control system | |
JPS51144137A (en) | Input/output data control unit | |
JPS5230358A (en) | Switching method in the multiple system | |
JPS52131436A (en) | Interruption control system | |
JPS5759220A (en) | Data transfer system | |
JPS5363941A (en) | Input/output system | |
JPS5427756A (en) | Discriminative switching system of troubled register | |
JPS5289437A (en) | Priority order control system | |
JPS52130240A (en) | Power input momentary interrupt control system in information processi ng unit | |
JPS52140246A (en) | Information processing unit | |
JPS57111758A (en) | Advanced control system of processing object data | |
JPS5773435A (en) | Channel buffer control system | |
JPS5384522A (en) | Information transfer system | |
JPS5429641A (en) | Control system by multimicrocompuer system of copying machines | |
JPS6442758A (en) | Input and output control system | |
JPS5434728A (en) | Input/output control system | |
JPS5746374A (en) | Address conversion pair control system |