JPS5694762A - Plug-in type package - Google Patents
Plug-in type packageInfo
- Publication number
- JPS5694762A JPS5694762A JP17106079A JP17106079A JPS5694762A JP S5694762 A JPS5694762 A JP S5694762A JP 17106079 A JP17106079 A JP 17106079A JP 17106079 A JP17106079 A JP 17106079A JP S5694762 A JPS5694762 A JP S5694762A
- Authority
- JP
- Japan
- Prior art keywords
- package
- leads
- plug
- lead
- elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Casings For Electric Apparatus (AREA)
Abstract
PURPOSE: To protect elements and wires against a damage by a method wherein leads at four corners are made higher than the height of elements and wires for connection in a package having an element mounting plane and a wire bonding plane in a same plane.
CONSTITUTION: An element 5 of a plug-in type package 1 equipped with leads and a metallized pattern 2 are connected through a wire 6 and they are on a same plane. A lead 4c inserted into a metallized pattern 2 at four corners is arranged so that the part of the lead 4c protruding above the package 1 may be erected higher than any of elements 5 and leads 6. With this constitution like this, even if the package is overturned, the element 5 and the wire 6 are protected with a space formed with a highly protruding lead 4c, and they are not damaged.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17106079A JPS5694762A (en) | 1979-12-28 | 1979-12-28 | Plug-in type package |
EP80107576A EP0036907B1 (en) | 1979-12-28 | 1980-12-04 | Multi-lead plug-in type package for circuit element |
DE8080107576T DE3070480D1 (en) | 1979-12-28 | 1980-12-04 | Multi-lead plug-in type package for circuit element |
IE2590/80A IE51006B1 (en) | 1979-12-28 | 1980-12-10 | Multi-lead plug-in type package for circuit element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17106079A JPS5694762A (en) | 1979-12-28 | 1979-12-28 | Plug-in type package |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5694762A true JPS5694762A (en) | 1981-07-31 |
Family
ID=15916315
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17106079A Pending JPS5694762A (en) | 1979-12-28 | 1979-12-28 | Plug-in type package |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0036907B1 (en) |
JP (1) | JPS5694762A (en) |
DE (1) | DE3070480D1 (en) |
IE (1) | IE51006B1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4331831A (en) * | 1980-11-28 | 1982-05-25 | Bell Telephone Laboratories, Incorporated | Package for semiconductor integrated circuits |
EP0162521A3 (en) * | 1984-05-23 | 1986-10-08 | American Microsystems, Incorporated | Package for semiconductor devices |
JP2691799B2 (en) * | 1992-02-20 | 1997-12-17 | ブイ・エル・エス・アイ・テクノロジー・インコーポレイテッド | Integrated circuit package design with intervening die attach substrate bonded to leadframe |
JP5077569B2 (en) | 2007-09-25 | 2012-11-21 | 信越化学工業株式会社 | Pattern formation method |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1514883C3 (en) * | 1965-10-19 | 1975-02-27 | Telefunken Patentverwertungsgesellschaft Mbh, 7900 Ulm | Process for the serial production of semiconductor components |
US3532944A (en) * | 1966-11-04 | 1970-10-06 | Rca Corp | Semiconductor devices having soldered joints |
-
1979
- 1979-12-28 JP JP17106079A patent/JPS5694762A/en active Pending
-
1980
- 1980-12-04 EP EP80107576A patent/EP0036907B1/en not_active Expired
- 1980-12-04 DE DE8080107576T patent/DE3070480D1/en not_active Expired
- 1980-12-10 IE IE2590/80A patent/IE51006B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0036907A1 (en) | 1981-10-07 |
DE3070480D1 (en) | 1985-05-15 |
IE51006B1 (en) | 1986-09-03 |
EP0036907B1 (en) | 1985-04-10 |
IE802590L (en) | 1981-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3581852D1 (en) | INTEGRATED SURGE PROTECTION CIRCUIT. | |
SG47613A1 (en) | Semiconductor device having an improved lead arrangement and method for manufacturing the same | |
EP0504411A4 (en) | Semiconductor device having many lead pins | |
DE3784755T2 (en) | WIRE PROTECTION CIRCUIT FOR A NUCLEAR RESON MAGNET. | |
JPS5228280A (en) | Semiconductor device | |
EP0031240A3 (en) | An electrical component comprising semiconductor chips | |
JPS5694762A (en) | Plug-in type package | |
DE3377438D1 (en) | Resin-molded semiconductor devices and a process for manufacturing the same | |
JPS57155758A (en) | Semiconductor device | |
DE3066311D1 (en) | Three terminal diode and mounting of a main semiconductor component and the diode in a single housing | |
JPS52117551A (en) | Semiconductor device | |
JPS534472A (en) | Semiconductor package | |
JPS554917A (en) | Resin-enclosed semi-conductor device | |
DE3887873T2 (en) | PHANTOM ESD PROTECTION CIRCUIT WITH E-FIELD COMPRESSION. | |
USD285256S (en) | Frame and cloth shelter | |
JPS5290268A (en) | Semiconductor device | |
JPS5287363A (en) | Semiconductor packdage | |
JPS5399784A (en) | Integrated circuit device | |
JP2912065B2 (en) | IC package | |
JPS6233346Y2 (en) | ||
JPS5378A (en) | Schottky barrier type field effect transistor | |
EP0516170A3 (en) | Semiconductor chip mounted circuit board assembly and method for manufacturing the same | |
JPS642342A (en) | Package for semiconductor device | |
JPS52116073A (en) | Hermetic structure in which integrated circuit element is sealed up ai rtightly | |
JPS534471A (en) | Semiconductor package |