JPS5690482A - Memory structuring element - Google Patents
Memory structuring elementInfo
- Publication number
- JPS5690482A JPS5690482A JP16793380A JP16793380A JPS5690482A JP S5690482 A JPS5690482 A JP S5690482A JP 16793380 A JP16793380 A JP 16793380A JP 16793380 A JP16793380 A JP 16793380A JP S5690482 A JPS5690482 A JP S5690482A
- Authority
- JP
- Japan
- Prior art keywords
- structuring element
- memory
- memory structuring
- structuring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
- G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Microcomputers (AREA)
- Static Random-Access Memory (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2948159A DE2948159C2 (de) | 1979-11-29 | 1979-11-29 | Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5690482A true JPS5690482A (en) | 1981-07-22 |
Family
ID=6087217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16793380A Pending JPS5690482A (en) | 1979-11-29 | 1980-11-28 | Memory structuring element |
Country Status (4)
Country | Link |
---|---|
US (1) | US4394753A (ja) |
EP (1) | EP0030007A3 (ja) |
JP (1) | JPS5690482A (ja) |
DE (1) | DE2948159C2 (ja) |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5687282A (en) * | 1979-12-14 | 1981-07-15 | Nec Corp | Data processor |
JPS5727477A (en) * | 1980-07-23 | 1982-02-13 | Nec Corp | Memory circuit |
US4432055A (en) * | 1981-09-29 | 1984-02-14 | Honeywell Information Systems Inc. | Sequential word aligned addressing apparatus |
US4528648A (en) * | 1982-07-21 | 1985-07-09 | Sperry Corporation | Memory management system |
US4513371A (en) * | 1982-07-29 | 1985-04-23 | Ncr Corporation | Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory |
US4489381A (en) * | 1982-08-06 | 1984-12-18 | International Business Machines Corporation | Hierarchical memories having two ports at each subordinate memory level |
JPS5956284A (ja) * | 1982-09-24 | 1984-03-31 | Hitachi Micro Comput Eng Ltd | 半導体記憶装置 |
US4521874A (en) * | 1982-09-28 | 1985-06-04 | Trw Inc. | Random access memory device |
ZA836998B (en) * | 1982-10-12 | 1984-05-30 | Int Computers Ltd | Data storage unit |
US4541078A (en) * | 1982-12-22 | 1985-09-10 | At&T Bell Laboratories | Memory using multiplexed row and column address lines |
FR2541796B1 (fr) * | 1983-02-25 | 1987-08-21 | Texas Instruments France | Dispositif permettant de repartir le temps d'acces d'une memoire sur plusieurs utilisateurs |
US4675808A (en) * | 1983-08-08 | 1987-06-23 | American Telephone And Telegraph Company At&T Bell Laboratories | Multiplexed-address interface for addressing memories of various sizes |
JPS60200287A (ja) * | 1984-03-24 | 1985-10-09 | 株式会社東芝 | 記憶装置 |
EP0323438B1 (en) * | 1984-07-18 | 1994-06-15 | Hughes Aircraft Company | Circuit and method for self-testing a memory in a gate array with a bidirectional symmetry |
US4724531A (en) * | 1984-07-18 | 1988-02-09 | Hughes Aircraft Company | Gate array with bidirectional symmetry |
DE3580909D1 (de) * | 1985-01-04 | 1991-01-24 | Ibm Deutschland | Pruef- und diagnoseeinrichtung fuer digitalrechner. |
US5109520A (en) * | 1985-02-19 | 1992-04-28 | Tektronix, Inc. | Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers |
JPS634492A (ja) * | 1986-06-23 | 1988-01-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
JPS63186345A (ja) * | 1987-01-29 | 1988-08-01 | Toshiba Corp | アドレス多重化制御回路 |
US5195056A (en) * | 1987-05-21 | 1993-03-16 | Texas Instruments, Incorporated | Read/write memory having an on-chip input data register, having pointer circuits between a serial data register and input/output buffer circuits |
US4916658A (en) * | 1987-12-18 | 1990-04-10 | International Business Machines Corporation | Dynamic buffer control |
JP2923786B2 (ja) * | 1988-03-18 | 1999-07-26 | 日立マクセル株式会社 | 半導体ファイルメモリ及びそれを用いる記憶システム |
US5307464A (en) * | 1989-12-07 | 1994-04-26 | Hitachi, Ltd. | Microprocessor and method for setting up its peripheral functions |
US6751696B2 (en) * | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
US6324120B2 (en) | 1990-04-18 | 2001-11-27 | Rambus Inc. | Memory device having a variable data output length |
JP3992757B2 (ja) * | 1991-04-23 | 2007-10-17 | テキサス インスツルメンツ インコーポレイテツド | マイクロプロセッサと同期するメモリ、及びデータプロセッサ、同期メモリ、周辺装置とシステムクロックを含むシステム |
WO1992020068A1 (en) * | 1991-05-07 | 1992-11-12 | Sophos Technologic | Fast memory system employing mostly good memories |
JP2715009B2 (ja) * | 1991-05-16 | 1998-02-16 | 三菱電機株式会社 | ダイナミックランダムアクセスメモリ装置 |
JPH0589663A (ja) * | 1991-09-27 | 1993-04-09 | Mitsubishi Electric Corp | 半導体記憶装置およびその出力制御方法 |
US5270964A (en) * | 1992-05-19 | 1993-12-14 | Sun Microsystems, Inc. | Single in-line memory module |
EP0591695B1 (en) * | 1992-09-18 | 1998-02-11 | Hitachi, Ltd. | Processor system using synchronous dynamic memory |
JP3579461B2 (ja) | 1993-10-15 | 2004-10-20 | 株式会社ルネサステクノロジ | データ処理システム及びデータ処理装置 |
US5896551A (en) * | 1994-04-15 | 1999-04-20 | Micron Technology, Inc. | Initializing and reprogramming circuitry for state independent memory array burst operations control |
US6175901B1 (en) * | 1994-04-15 | 2001-01-16 | Micron Technology, Inc. | Method for initializing and reprogramming a control operation feature of a memory device |
US5818789A (en) * | 1995-10-10 | 1998-10-06 | Holtek Microelectronics, Inc. | Device and method for memory access |
US6055289A (en) * | 1996-01-30 | 2000-04-25 | Micron Technology, Inc. | Shared counter |
US5715197A (en) | 1996-07-29 | 1998-02-03 | Xilinx, Inc. | Multiport RAM with programmable data port configuration |
US5982697A (en) * | 1996-12-02 | 1999-11-09 | Micron Technology, Inc. | Method for initializing and reprogramming a control operation feature of a memory device |
US6115321A (en) * | 1997-06-17 | 2000-09-05 | Texas Instruments Incorporated | Synchronous dynamic random access memory with four-bit data prefetch |
DE19741920A1 (de) * | 1997-09-23 | 1998-12-10 | Siemens Ag | Integrierter Speicher |
US6240047B1 (en) | 1998-07-06 | 2001-05-29 | Texas Instruments Incorporated | Synchronous dynamic random access memory with four-bit data prefetch |
FI982374A (fi) | 1998-11-02 | 2000-06-21 | Nokia Mobile Phones Ltd | Muistiliityntä |
KR100311042B1 (ko) * | 1999-06-26 | 2001-11-02 | 윤종용 | 기입 주기의 프로그래밍이 가능한 동기식 메모리 장치 및 이를 이용한 데이터 기입 방법 |
US7340664B2 (en) * | 2000-09-20 | 2008-03-04 | Lsi Logic Corporation | Single engine turbo decoder with single frame size buffer for interleaving/deinterleaving |
US7000169B2 (en) * | 2000-09-20 | 2006-02-14 | Lsi Logic Corporation | Turbo decoding |
US7149824B2 (en) | 2002-07-10 | 2006-12-12 | Micron Technology, Inc. | Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction |
JP3956938B2 (ja) * | 2003-12-26 | 2007-08-08 | 株式会社日立製作所 | ディスプレイ装置 |
DE102004053316A1 (de) * | 2004-11-04 | 2006-05-18 | Infineon Technologies Ag | Verfahren zur Ein- und Ausgabe von Betriebsparametern eines integrierten Halbleiterspeichers |
US7349289B2 (en) * | 2005-07-08 | 2008-03-25 | Promos Technologies Inc. | Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM |
DE102006051514B4 (de) * | 2006-10-31 | 2010-01-21 | Qimonda Ag | Speichermodul und Verfahren zum Betreiben eines Speichermoduls |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53129925A (en) * | 1977-04-19 | 1978-11-13 | Fujitsu Ltd | Memory device |
JPS544534A (en) * | 1977-06-14 | 1979-01-13 | Fujitsu Ltd | Memory element |
JPS54111237A (en) * | 1978-02-20 | 1979-08-31 | Nec Corp | Main memory |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3405399A (en) * | 1964-06-16 | 1968-10-08 | Sperry Rand Corp | Matrix selection circuit |
US3771145B1 (en) * | 1971-02-01 | 1994-11-01 | Wiener Patricia P. | Integrated circuit read-only memory |
US3755791A (en) * | 1972-06-01 | 1973-08-28 | Ibm | Memory system with temporary or permanent substitution of cells for defective cells |
US3969706A (en) * | 1974-10-08 | 1976-07-13 | Mostek Corporation | Dynamic random access memory misfet integrated circuit |
US4156938A (en) * | 1975-12-29 | 1979-05-29 | Mostek Corporation | MOSFET Memory chip with single decoder and bi-level interconnect lines |
JPS5914827B2 (ja) * | 1976-08-23 | 1984-04-06 | 株式会社日立製作所 | アドレス選択システム |
US4159541A (en) * | 1977-07-01 | 1979-06-26 | Ncr Corporation | Minimum pin memory device |
-
1979
- 1979-11-29 DE DE2948159A patent/DE2948159C2/de not_active Expired
-
1980
- 1980-11-12 US US06/206,133 patent/US4394753A/en not_active Expired - Lifetime
- 1980-11-26 EP EP80107396A patent/EP0030007A3/de not_active Withdrawn
- 1980-11-28 JP JP16793380A patent/JPS5690482A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53129925A (en) * | 1977-04-19 | 1978-11-13 | Fujitsu Ltd | Memory device |
JPS544534A (en) * | 1977-06-14 | 1979-01-13 | Fujitsu Ltd | Memory element |
JPS54111237A (en) * | 1978-02-20 | 1979-08-31 | Nec Corp | Main memory |
Also Published As
Publication number | Publication date |
---|---|
US4394753A (en) | 1983-07-19 |
EP0030007A2 (de) | 1981-06-10 |
EP0030007A3 (de) | 1984-10-10 |
DE2948159C2 (de) | 1983-10-27 |
DE2948159A1 (de) | 1981-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5690482A (en) | Memory structuring element | |
DE3071923D1 (en) | Memory device | |
JPS5489605A (en) | Information memory element | |
JPS54162934A (en) | Read only memory | |
JPS558696A (en) | Nonnvolatile memory | |
JPS5552274A (en) | Nonnvolatile memory | |
JPS5593588A (en) | Memory array | |
JPS52119035A (en) | Memory array | |
JPS535937A (en) | Firsttin firsttout memory | |
DE3068493D1 (en) | Memory device | |
JPS5667888A (en) | Imageehandling memory unit | |
JPS5370736A (en) | Ccd memory | |
JPS52142929A (en) | Memory | |
JPS54142925A (en) | Memory | |
JPS5694581A (en) | Memory array | |
JPS55129387A (en) | Memory element | |
DE3070140D1 (en) | Memory device | |
JPS5335336A (en) | Memory | |
GB2056209B (en) | Memory device | |
JPS5317038A (en) | Memory | |
JPS567292A (en) | Dsemiconductor memory | |
JPS5683884A (en) | Multiiaccess memory | |
JPS55143074A (en) | Rewritable readdonly memory | |
GB2047229B (en) | Acousto-optic element | |
JPS5693180A (en) | Memory |