JPS5684020A - Automatic equalizer - Google Patents
Automatic equalizerInfo
- Publication number
- JPS5684020A JPS5684020A JP16195479A JP16195479A JPS5684020A JP S5684020 A JPS5684020 A JP S5684020A JP 16195479 A JP16195479 A JP 16195479A JP 16195479 A JP16195479 A JP 16195479A JP S5684020 A JPS5684020 A JP S5684020A
- Authority
- JP
- Japan
- Prior art keywords
- impulse response
- delayed
- correlation
- circuits
- basis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To eliminate code-to-code interference by laying emphasis by detecting the correlation of impulse response at an adequate frequency in the base band. CONSTITUTION:A signal having the output level flattened by variable gain circuit 2 is delayed by delay circuits 61-6N by times tau1-tauN. Then, correlations between those delayed signals and the original signal are detected. On the basis of those correlation results, emphasizing circuits 91-9N whose center frequencies have been determined according to the delay times are automatically controlled. Next, gains of emphasizing circuits are controlled on the basis of the theory that when transmitted data arrive at random, the correlation between one impulse response and impulse response delayed by time (tau) is constant.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16195479A JPS5684020A (en) | 1979-12-13 | 1979-12-13 | Automatic equalizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16195479A JPS5684020A (en) | 1979-12-13 | 1979-12-13 | Automatic equalizer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5684020A true JPS5684020A (en) | 1981-07-09 |
Family
ID=15745206
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16195479A Pending JPS5684020A (en) | 1979-12-13 | 1979-12-13 | Automatic equalizer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5684020A (en) |
-
1979
- 1979-12-13 JP JP16195479A patent/JPS5684020A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56166620A (en) | Automatic equalizer | |
JPS5684020A (en) | Automatic equalizer | |
IE45187L (en) | Frequency detection | |
US4191850A (en) | Interferences reduction for use in an FM radio receiver | |
JPS55101114A (en) | Magnetic recording and reproducing device | |
JPS5678242A (en) | Automatic equalizer | |
JPS5440016A (en) | Fail soft receiving high frequency amplifier | |
JPS52152104A (en) | Multi-frequency signal receiver | |
JPS55162635A (en) | Rejector for multiplex propagation distortion | |
SU921113A2 (en) | Device for receiving signals at arbitrary noise | |
JPS5666926A (en) | Automatic equalizing system | |
SU542329A1 (en) | Device for temporary automatic gain control | |
JPS51146869A (en) | Peak tracking circuit | |
JPS5795728A (en) | Impulse noise eliminating device | |
JPS5484952A (en) | Automatic equalizer | |
SU661840A1 (en) | Apparatus for receiving discrete signals with erasure | |
JPS5757093A (en) | Sampling clock pulse generating circuit | |
JPS5675731A (en) | Automatic equalizer | |
JPS52143077A (en) | Polar value arrival detector | |
JPS57155841A (en) | Noise reduction device | |
KR830004015A (en) | Tuning method of trap circuit and double trapping of adjacent channel sound | |
JPS54149550A (en) | Automatic equalizer | |
JPS5768916A (en) | Delay circuit | |
JPS5678241A (en) | Automatic equalizer | |
JPS56114445A (en) | Impulsive noise removing circuit of receiver |