JPS5674891A - Control system of storage device - Google Patents

Control system of storage device

Info

Publication number
JPS5674891A
JPS5674891A JP14973579A JP14973579A JPS5674891A JP S5674891 A JPS5674891 A JP S5674891A JP 14973579 A JP14973579 A JP 14973579A JP 14973579 A JP14973579 A JP 14973579A JP S5674891 A JPS5674891 A JP S5674891A
Authority
JP
Japan
Prior art keywords
address
refresh
period
lower bit
fixed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14973579A
Other languages
Japanese (ja)
Inventor
Tatsuo Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP14973579A priority Critical patent/JPS5674891A/en
Publication of JPS5674891A publication Critical patent/JPS5674891A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Complex Calculations (AREA)

Abstract

PURPOSE:To increase the operational speed during the memory by the address updated with a fixed sequence and a fixed period by using the lower bit of an address also as a refresh address. CONSTITUTION:Address counter 14 updates addresses with a fixed sequence and a fixed period by address control signal CNT from operation control part 11. When control part 11 discriminates the first period, selecting circuit 15 selects an address from counter 14 and outputs the lower bit of the selected address as a line address and the upper bit as a row address to storage devices 121 to 122. During the 1st period, refreshing by refresh circuit 13 is inhibited and the lower bit is used as a refresh address. Thus, the delay of operation time caused by a refresh cycle is prevented, making it possible to increase operational speed.
JP14973579A 1979-11-19 1979-11-19 Control system of storage device Pending JPS5674891A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14973579A JPS5674891A (en) 1979-11-19 1979-11-19 Control system of storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14973579A JPS5674891A (en) 1979-11-19 1979-11-19 Control system of storage device

Publications (1)

Publication Number Publication Date
JPS5674891A true JPS5674891A (en) 1981-06-20

Family

ID=15481659

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14973579A Pending JPS5674891A (en) 1979-11-19 1979-11-19 Control system of storage device

Country Status (1)

Country Link
JP (1) JPS5674891A (en)

Similar Documents

Publication Publication Date Title
AU531745B2 (en) Row address linking of display memory to v.d.t.
JPS52124827A (en) Semiconductor memory unit
JPS5332633A (en) Information processing unit
JPS5674891A (en) Control system of storage device
JPS53126229A (en) Memory unit
JPS5766590A (en) Dynamic memory refreshing circuit
JPS5394835A (en) Memory unit
JPS5671883A (en) Control system for memory
JPS52146135A (en) Address selection control system
JPS5384631A (en) Address assigning system of memory unit
JPS55132593A (en) Refresh control method for memory unit
JPS6461846A (en) Priority control system
JPS53126220A (en) Character display unit
JPS5614358A (en) Operation log storing system
JPS5457839A (en) Display memory control system
JPS54145443A (en) Data memory circuit
JPS5422732A (en) Refresh signal control system for dynamic semiconductor memory unit
JPS57179982A (en) Memory device
JPS5489437A (en) Buffer memory control system
JPS5563431A (en) Trend graph display unit
JPS5452438A (en) Address generation system
JPS5484438A (en) Dynamic memory circuit
JPS53124934A (en) Semiconductor memory unit
JPS5570918A (en) Digital signal processing unit
JPS54136237A (en) Memory unit access system