JPS5422732A - Refresh signal control system for dynamic semiconductor memory unit - Google Patents

Refresh signal control system for dynamic semiconductor memory unit

Info

Publication number
JPS5422732A
JPS5422732A JP8672677A JP8672677A JPS5422732A JP S5422732 A JPS5422732 A JP S5422732A JP 8672677 A JP8672677 A JP 8672677A JP 8672677 A JP8672677 A JP 8672677A JP S5422732 A JPS5422732 A JP S5422732A
Authority
JP
Japan
Prior art keywords
refresh signal
control system
semiconductor memory
memory unit
signal control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8672677A
Other languages
Japanese (ja)
Inventor
Sadao Oba
Atsuhiko Tsujimura
Mitsuo Cho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP8672677A priority Critical patent/JPS5422732A/en
Publication of JPS5422732A publication Critical patent/JPS5422732A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)

Abstract

PURPOSE:To achive the optimum structure of the information holding mode by securing a continuous switching with the low-speed refresh signal group via the switching supplied from outside.
JP8672677A 1977-07-21 1977-07-21 Refresh signal control system for dynamic semiconductor memory unit Pending JPS5422732A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8672677A JPS5422732A (en) 1977-07-21 1977-07-21 Refresh signal control system for dynamic semiconductor memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8672677A JPS5422732A (en) 1977-07-21 1977-07-21 Refresh signal control system for dynamic semiconductor memory unit

Publications (1)

Publication Number Publication Date
JPS5422732A true JPS5422732A (en) 1979-02-20

Family

ID=13894857

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8672677A Pending JPS5422732A (en) 1977-07-21 1977-07-21 Refresh signal control system for dynamic semiconductor memory unit

Country Status (1)

Country Link
JP (1) JPS5422732A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59160889A (en) * 1983-03-01 1984-09-11 Nec Corp Artificial static ram
JPS6173299A (en) * 1984-09-19 1986-04-15 Hitachi Ltd Semiconductor memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59160889A (en) * 1983-03-01 1984-09-11 Nec Corp Artificial static ram
JPS6173299A (en) * 1984-09-19 1986-04-15 Hitachi Ltd Semiconductor memory device

Similar Documents

Publication Publication Date Title
JPS5282134A (en) Data display control system
JPS5325324A (en) Address selection system
JPS52124827A (en) Semiconductor memory unit
FI894349A (en) FRAMEWORK FOR THE PHARMACOLOGICAL ACTIVATION OF ACTIVE NITRATES.
JPS5422732A (en) Refresh signal control system for dynamic semiconductor memory unit
JPS5391533A (en) Time-division control system of refresh memory
JPS5334429A (en) Memory control system
JPS53136924A (en) Control system for memory device
JPS53126229A (en) Memory unit
BE856288A (en) BETA-LACTAM ANTIBIOTIC ESTERS DESESTERIFICATION PROCESS
JPS5217730A (en) Memory refresh control system
JPS5362943A (en) Memory control system
JPS5384631A (en) Address assigning system of memory unit
JPS5352022A (en) Pre-amplifier
JPS542032A (en) Refresh control system of dynamic type memory
JPS5233430A (en) Display control system
JPS523347A (en) Refresh control system in memory
JPS5326538A (en) Refresh control system for memory
JPS5313849A (en) Output circuit
JPS53108358A (en) Generation system of optional wavefor
JPS5345944A (en) Refresh control system
JPS53126823A (en) Writing system for refresh memory
JPS53101237A (en) Refresh control system
JPS5364429A (en) Memory unit
JPS52125240A (en) Data arrangement control system