JPS542032A - Refresh control system of dynamic type memory - Google Patents
Refresh control system of dynamic type memoryInfo
- Publication number
- JPS542032A JPS542032A JP6704777A JP6704777A JPS542032A JP S542032 A JPS542032 A JP S542032A JP 6704777 A JP6704777 A JP 6704777A JP 6704777 A JP6704777 A JP 6704777A JP S542032 A JPS542032 A JP S542032A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- type memory
- refresh control
- dynamic type
- refresh
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To enable to refresh without lowering the processing efficiency of the unit, by performing the refresh by taking the period not existing for the read/write access from the processing unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6704777A JPS542032A (en) | 1977-06-07 | 1977-06-07 | Refresh control system of dynamic type memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6704777A JPS542032A (en) | 1977-06-07 | 1977-06-07 | Refresh control system of dynamic type memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS542032A true JPS542032A (en) | 1979-01-09 |
Family
ID=13333531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6704777A Pending JPS542032A (en) | 1977-06-07 | 1977-06-07 | Refresh control system of dynamic type memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS542032A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59140694A (en) * | 1983-01-31 | 1984-08-13 | Sharp Corp | Refresh method of dynamic ram |
-
1977
- 1977-06-07 JP JP6704777A patent/JPS542032A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59140694A (en) * | 1983-01-31 | 1984-08-13 | Sharp Corp | Refresh method of dynamic ram |
JPH0312395B2 (en) * | 1983-01-31 | 1991-02-20 | Sharp Kk |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5334429A (en) | Memory control system | |
JPS52103925A (en) | Random access memory unit | |
JPS542032A (en) | Refresh control system of dynamic type memory | |
JPS5235537A (en) | Mos memory unit | |
JPS5277640A (en) | Refresh control system | |
JPS5416940A (en) | Memory unit control system | |
JPS5432237A (en) | High speed processing system of hysteresis information | |
JPS5267931A (en) | Control system for multi-processor system | |
JPS53123633A (en) | Information transfer system | |
JPS5235947A (en) | Information processing unit for imaginary memory system | |
JPS51138335A (en) | Control system for control memory | |
JPS53121426A (en) | Data processor having address conversion unit | |
JPS5429530A (en) | Memory control system | |
JPS53129547A (en) | Data processing system | |
JPS53107240A (en) | Control system of register memory | |
JPS5279629A (en) | Information processing unit | |
JPS52130535A (en) | Refresh control system of memory unit | |
JPS5247334A (en) | Memory control system | |
JPS52129241A (en) | Memory control system | |
JPS52120728A (en) | Sharing data control system of poly processor system | |
JPS5442944A (en) | Refresh address control system for memory | |
JPS52146135A (en) | Address selection control system | |
JPS53132231A (en) | Control unit for data write-in | |
JPS53135232A (en) | Main memory control system | |
JPS5387635A (en) | Refresh singal generation unit |