JPS5669929A - Pulse-width modulating circuit - Google Patents
Pulse-width modulating circuitInfo
- Publication number
- JPS5669929A JPS5669929A JP14676279A JP14676279A JPS5669929A JP S5669929 A JPS5669929 A JP S5669929A JP 14676279 A JP14676279 A JP 14676279A JP 14676279 A JP14676279 A JP 14676279A JP S5669929 A JPS5669929 A JP S5669929A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- outputs
- counter
- latches
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
PURPOSE:To obtain the pulse-width-modulated signal of digital data, by generating a pulse that rises when bits of the data all disagree with those of a counter counting continuously and falls when all bits agree. CONSTITUTION:Input signal 6 is operated as prescribed by arithmetic part 5 under the control of outputs 4a-4f of counter 3 and when the contents of counter 3 are all ''0'', they are inputted to latches 8a-8e. When outputs 4a-4f of counter 3 all disagree with outputs 9a-9e of latches 8a-8e and 3f is at ''1'', output 16 is at ''0'', setting flip-flop 20. On the other hand, when both outputs agree completely and 3f is at ''0'', output 15 is at ''0'', resetting flip-flop 20. Output 23 varies in pulse width the contents of latches 8a-8e.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14676279A JPS6059776B2 (en) | 1979-11-13 | 1979-11-13 | pulse width modulation circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14676279A JPS6059776B2 (en) | 1979-11-13 | 1979-11-13 | pulse width modulation circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5669929A true JPS5669929A (en) | 1981-06-11 |
JPS6059776B2 JPS6059776B2 (en) | 1985-12-26 |
Family
ID=15414985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14676279A Expired JPS6059776B2 (en) | 1979-11-13 | 1979-11-13 | pulse width modulation circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6059776B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03147426A (en) * | 1989-11-01 | 1991-06-24 | Sharp Corp | Data pulse width conversion circuit |
JP2006020109A (en) * | 2004-07-02 | 2006-01-19 | Nec Electronics Corp | Pulse width modulator circuit |
US7394319B2 (en) | 2005-05-10 | 2008-07-01 | Nec Electronics Corporation | Pulse width modulation circuit and multiphase clock generation circuit |
CN101841329A (en) * | 2010-06-12 | 2010-09-22 | 中兴通讯股份有限公司 | Phase-locked loop, and voltage-controlled device and method |
-
1979
- 1979-11-13 JP JP14676279A patent/JPS6059776B2/en not_active Expired
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03147426A (en) * | 1989-11-01 | 1991-06-24 | Sharp Corp | Data pulse width conversion circuit |
JP2006020109A (en) * | 2004-07-02 | 2006-01-19 | Nec Electronics Corp | Pulse width modulator circuit |
US7554373B2 (en) | 2004-07-02 | 2009-06-30 | Nec Electronics Corporation | Pulse width modulation circuit with multiphase clock |
JP4563737B2 (en) * | 2004-07-02 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | Pulse width modulation circuit |
US7394319B2 (en) | 2005-05-10 | 2008-07-01 | Nec Electronics Corporation | Pulse width modulation circuit and multiphase clock generation circuit |
CN101841329A (en) * | 2010-06-12 | 2010-09-22 | 中兴通讯股份有限公司 | Phase-locked loop, and voltage-controlled device and method |
Also Published As
Publication number | Publication date |
---|---|
JPS6059776B2 (en) | 1985-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5669929A (en) | Pulse-width modulating circuit | |
JPS5362908A (en) | Bit clock reproducer | |
JPS54154964A (en) | Programable counter | |
JPS57155834A (en) | Digital-to-analog converting circuit | |
JPS52120662A (en) | Pulse generator circuit | |
JPS5567261A (en) | Synchronizing clock generation circuit | |
JPS5396657A (en) | Digital frequency divider circuit | |
JPS56103996A (en) | Pulse generating circuit | |
JPS53135677A (en) | Electronic watch | |
JPS5754407A (en) | Frequency demodulation circuit | |
JPS5643576A (en) | Clock equipped with voice generator | |
JPS5360274A (en) | Feedback type frequency transducer | |
JPS5651679A (en) | Measuring circuit for minimum operation pulse | |
JPS5566141A (en) | Programmable counter | |
JPS55159625A (en) | Pulse width modulating circuit | |
JPS5730978A (en) | Semiconductor integrated circuit | |
JPS56168171A (en) | Counting type waveform shaping circuit | |
JPS57204631A (en) | Modulating circuit of pulse width | |
JPS57188140A (en) | Reference signal generating circuit | |
RATHORE | A digital exponential generator | |
JPS56124905A (en) | Pulse width modulating equipment | |
JPS5350653A (en) | Automatic frequency control circuit | |
JPS52134475A (en) | Frequency/voltage conversion circuit | |
JPS5487056A (en) | Frequency modulated signal generator | |
JPS57208723A (en) | Double-multiplication circuit |