JPS5668062A - Vertical synchronization detecting circuit - Google Patents

Vertical synchronization detecting circuit

Info

Publication number
JPS5668062A
JPS5668062A JP14399379A JP14399379A JPS5668062A JP S5668062 A JPS5668062 A JP S5668062A JP 14399379 A JP14399379 A JP 14399379A JP 14399379 A JP14399379 A JP 14399379A JP S5668062 A JPS5668062 A JP S5668062A
Authority
JP
Japan
Prior art keywords
pattern
parallel data
synchronizing signal
vertical synchronizing
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14399379A
Other languages
Japanese (ja)
Inventor
Hiroo Kitazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP14399379A priority Critical patent/JPS5668062A/en
Publication of JPS5668062A publication Critical patent/JPS5668062A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals
    • H04N5/10—Separation of line synchronising signal from frame synchronising signal or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

PURPOSE:To improve vertical synchronization tection performance, by comparing the pattern, which is obtained by slicing the video signal by a prescribed level and subjecting it to serial-parallel conversion, with the storage pattern corresponding to the regular vertical synchronizing signal. CONSTITUTION:Output pulses obtained by slicing the TV video signal input in multilevel circuit 4 by a prescribed level are taken into shift register 6 at every fixed timing and are converted to parallel data. The address of ROM7 is designated by this parallel data; and since data ''1'' is stored previously in the designation address dependent upon parallel data in the vertical synchronizing signal period in this ROM, the vertical synchronizing signal of level ''1'' is obtained as the detection output in the period, when the pattern of parallel data obtained at every fixed timing and the parallel data pattern to designate the address where data ''1'' is stored previously agree with each other, namely, in the vertical synchronizing signal period. Thus, since the vetical synchronization detection dependent upon time series pattern is performed, the detection performance can be improved.
JP14399379A 1979-11-07 1979-11-07 Vertical synchronization detecting circuit Pending JPS5668062A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14399379A JPS5668062A (en) 1979-11-07 1979-11-07 Vertical synchronization detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14399379A JPS5668062A (en) 1979-11-07 1979-11-07 Vertical synchronization detecting circuit

Publications (1)

Publication Number Publication Date
JPS5668062A true JPS5668062A (en) 1981-06-08

Family

ID=15351806

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14399379A Pending JPS5668062A (en) 1979-11-07 1979-11-07 Vertical synchronization detecting circuit

Country Status (1)

Country Link
JP (1) JPS5668062A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7992077B2 (en) 2007-08-09 2011-08-02 Novatek Microelectronics Corp. Data slicer having an error correction device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7992077B2 (en) 2007-08-09 2011-08-02 Novatek Microelectronics Corp. Data slicer having an error correction device

Similar Documents

Publication Publication Date Title
JPS56165469A (en) Detecting method of vertical synchronous signal
JPS5235536A (en) Memory using charge cobination element
JPS5668062A (en) Vertical synchronization detecting circuit
JPS56160175A (en) Synchronous signal generator
ATE16227T1 (en) DYNAMIC SCRAMBLING THROUGH PHASE CHANGE.
JPS5758464A (en) Picture pattern converter
JPS5474622A (en) Shading correction unit
JPS55154819A (en) Synchronizing signal generating circuit
JPS53114309A (en) Receiver
JPS546413A (en) Generator for static picture signal
GB1469795A (en) Data detection system
JPS54145441A (en) Converter
JPS5466012A (en) Frame phase synchronizer
JPS5769950A (en) Synchronizing detection circuit
JPS55137745A (en) Detection system of frame synchronizing signal
JPS5654154A (en) Test method for digital signal generator
JPS567546A (en) Bit synchronizing circuit
JPS556939A (en) Synchronized count control circuit
JPS5664580A (en) Synchronizing circuit for record signal display unit
JPS5582974A (en) Phase synchronizing system
JPS5354418A (en) Detection system of double-depressin of key
JPS5599826A (en) Phase variable circuit
JPS55166343A (en) Pulse counting system
JPS5563462A (en) Failed part detection method for digital picture processor
JPS5382226A (en) Noise eliminating circuit