US4433413A
(en)
*
|
1981-10-22 |
1984-02-21 |
Siemens Corporation |
Built-in apparatus and method for testing a microprocessor system
|
JPS59185097A
(ja)
*
|
1983-04-04 |
1984-10-20 |
Oki Electric Ind Co Ltd |
自己診断機能付メモリ装置
|
US4551838A
(en)
*
|
1983-06-20 |
1985-11-05 |
At&T Bell Laboratories |
Self-testing digital circuits
|
US4594711A
(en)
*
|
1983-11-10 |
1986-06-10 |
Texas Instruments Incorporated |
Universal testing circuit and method
|
US4597080A
(en)
*
|
1983-11-14 |
1986-06-24 |
Texas Instruments Incorporated |
Architecture and method for testing VLSI processors
|
US4608691A
(en)
*
|
1984-03-19 |
1986-08-26 |
The Singer Company |
Signature analyzer card
|
DE3580909D1
(de)
*
|
1985-01-04 |
1991-01-24 |
Ibm Deutschland |
Pruef- und diagnoseeinrichtung fuer digitalrechner.
|
GB8501143D0
(en)
*
|
1985-01-17 |
1985-02-20 |
Plessey Co Plc |
Integrated circuits
|
US4771429A
(en)
*
|
1986-09-18 |
1988-09-13 |
Abbott Laboratories |
Circuit combining functions of cyclic redundancy check code and pseudo-random number generators
|
DE3639577A1
(de)
*
|
1986-11-20 |
1988-05-26 |
Siemens Ag |
Logikbaustein zur erzeugung von ungleich verteilten zufallsmustern fuer integrierte schaltungen
|
US5012180A
(en)
*
|
1988-05-17 |
1991-04-30 |
Zilog, Inc. |
System for testing internal nodes
|
DD275546A1
(de)
*
|
1988-09-16 |
1990-01-24 |
Adw Ddr Kybernetik Inf |
Verfahren und anordnung zum testen von mikrorechnergesteuerten baugruppen und geraeten
|
US5081626A
(en)
*
|
1989-12-08 |
1992-01-14 |
Hughes Aircraft Company |
System for detection and location of events
|
JPH03214809A
(ja)
*
|
1990-01-19 |
1991-09-20 |
Nec Corp |
リニアフィードバック・シフトレジスタ
|
GB2252690A
(en)
*
|
1991-02-08 |
1992-08-12 |
Orbitel Mobile Communications |
Signal fault monitoring by comparison of successive signatures
|
US5486774A
(en)
*
|
1991-11-26 |
1996-01-23 |
Nippon Telegraph And Telephone Corporation |
CMOS logic circuits having low and high-threshold voltage transistors
|
DE69224727T2
(de)
*
|
1991-12-16 |
1998-11-12 |
Nippon Telegraph & Telephone |
Schaltung mit eingebautem Selbsttest
|
KR100261019B1
(ko)
*
|
1997-09-08 |
2000-07-01 |
윤종용 |
시그너츄어 압축 방법 및 회로
|
US6105154A
(en)
*
|
1998-05-29 |
2000-08-15 |
Lucent Technologies, Inc. |
Multi-bus multi-data transfer protocols controlled by a bus arbiter coupled to a CRC signature compactor
|
FR2786580B1
(fr)
*
|
1998-11-30 |
2001-08-03 |
St Microelectronics Sa |
Circuit generateur de signature
|
US9134370B2
(en)
|
1999-11-23 |
2015-09-15 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
US7493540B1
(en)
|
1999-11-23 |
2009-02-17 |
Jansuz Rajski |
Continuous application and decompression of test patterns to a circuit-under-test
|
EP1242885B1
(en)
*
|
1999-11-23 |
2009-10-07 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns to a circuit-under-test
|
US8533547B2
(en)
*
|
1999-11-23 |
2013-09-10 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
US6327687B1
(en)
|
1999-11-23 |
2001-12-04 |
Janusz Rajski |
Test pattern compression for an integrated circuit test environment
|
US9664739B2
(en)
|
1999-11-23 |
2017-05-30 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
US6684358B1
(en)
*
|
1999-11-23 |
2004-01-27 |
Janusz Rajski |
Decompressor/PRPG for applying pseudo-random and deterministic test patterns
|
US6874109B1
(en)
|
1999-11-23 |
2005-03-29 |
Janusz Rajski |
Phase shifter with reduced linear dependency
|
US6557129B1
(en)
|
1999-11-23 |
2003-04-29 |
Janusz Rajski |
Method and apparatus for selectively compacting test responses
|
US6353842B1
(en)
*
|
1999-11-23 |
2002-03-05 |
Janusz Rajski |
Method for synthesizing linear finite state machines
|
US7437640B2
(en)
|
2003-02-13 |
2008-10-14 |
Janusz Rajski |
Fault diagnosis of compressed test responses having one or more unknown states
|
EP1595211B1
(en)
|
2003-02-13 |
2008-07-09 |
Mentor Graphics Corporation |
Compressing test responses using a compactor
|
US7302624B2
(en)
*
|
2003-02-13 |
2007-11-27 |
Janusz Rajski |
Adaptive fault diagnosis of compressed test responses
|
US7509550B2
(en)
*
|
2003-02-13 |
2009-03-24 |
Janusz Rajski |
Fault diagnosis of compressed test responses
|
US7970594B2
(en)
*
|
2005-06-30 |
2011-06-28 |
The Mathworks, Inc. |
System and method for using model analysis to generate directed test vectors
|
EP2677328B1
(en)
|
2006-02-17 |
2015-07-29 |
Mentor Graphics Corporation |
Multi-stage test response compactors
|
US7685491B2
(en)
*
|
2006-04-05 |
2010-03-23 |
Xijiang Lin |
Test generation methods for reducing power dissipation and supply currents
|
US7904286B2
(en)
*
|
2007-09-14 |
2011-03-08 |
International Business Machines Corporation |
Method and apparatus for scheduling test vectors in a multiple core integrated circuit
|
KR102471416B1
(ko)
*
|
2018-05-23 |
2022-11-29 |
에스케이하이닉스 주식회사 |
반도체 장치 및 이를 포함하는 메모리 모듈
|