JPS5642488A - Multichannel remote control system - Google Patents
Multichannel remote control systemInfo
- Publication number
- JPS5642488A JPS5642488A JP11837179A JP11837179A JPS5642488A JP S5642488 A JPS5642488 A JP S5642488A JP 11837179 A JP11837179 A JP 11837179A JP 11837179 A JP11837179 A JP 11837179A JP S5642488 A JPS5642488 A JP S5642488A
- Authority
- JP
- Japan
- Prior art keywords
- memories
- clock signals
- contents
- memory
- remote control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G08—SIGNALLING
- G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
- G08C19/00—Electric signal transmission systems
- G08C19/16—Electric signal transmission systems in which transmission is by pulses
- G08C19/28—Electric signal transmission systems in which transmission is by pulses using pulse code
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Selective Calling Equipment (AREA)
Abstract
PURPOSE:To realize a multichannel remote control system of high reliability by comparing stored data, written in corresponding memories with a variety of clock signals differing in phase, to own address data. CONSTITUTION:In receiver 2, memories 5 and 51 are provided in deciding circuit 6; and clock signals A and B for output readouts of comparators 151-154 and data read with clock signals A and B are stored in memories 5 and 51 while kinds of clock signals A and B are made to correspond to memories 5 and 51. Then, deciding circuit 6, when detecting the contents of memory 5 containing a blank time unit, cancels the contents of memory 5. Further, access to the corresponding system is detected by judging that the contents of memory 51 agree the pattern of address data set by address setting part 16.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11837179A JPS5953755B2 (en) | 1979-09-14 | 1979-09-14 | Multi-channel remote control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11837179A JPS5953755B2 (en) | 1979-09-14 | 1979-09-14 | Multi-channel remote control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5642488A true JPS5642488A (en) | 1981-04-20 |
JPS5953755B2 JPS5953755B2 (en) | 1984-12-26 |
Family
ID=14735042
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11837179A Expired JPS5953755B2 (en) | 1979-09-14 | 1979-09-14 | Multi-channel remote control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5953755B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04275099A (en) * | 1991-02-25 | 1992-09-30 | Internatl Business Mach Corp <Ibm> | Controller for driving motor and circuit array |
-
1979
- 1979-09-14 JP JP11837179A patent/JPS5953755B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04275099A (en) * | 1991-02-25 | 1992-09-30 | Internatl Business Mach Corp <Ibm> | Controller for driving motor and circuit array |
Also Published As
Publication number | Publication date |
---|---|
JPS5953755B2 (en) | 1984-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0149049A3 (en) | Data memory with simultaneous write and read | |
JPS56140452A (en) | Memory protection system | |
WO1986006538A3 (en) | Memory control circuit permitting microcomputer system to utilize static and dynamic rams | |
JPS57111893A (en) | Relieving system of defective memory | |
EP0365023A3 (en) | Address control circuit for data memory employed in signal delay circuit | |
JPS5642488A (en) | Multichannel remote control system | |
JPS5443630A (en) | Memory access control system | |
JPS5211829A (en) | Memory control unit | |
JPS5394835A (en) | Memory unit | |
JPS55163697A (en) | Memory device | |
JPS57103198A (en) | Storage protection system | |
JPS55162138A (en) | Logging system | |
JPS6423354A (en) | Duplex buffer memory control system | |
JPS5563461A (en) | Electronic memory unit for scheduled information | |
JPS578999A (en) | Memory controller | |
JPS5647194A (en) | Time slot allocating circuit | |
JPS5736500A (en) | Memory check system | |
JPS5538668A (en) | Memory unit | |
JPS5733472A (en) | Memory access control system | |
JPS6413300A (en) | Redundancy circuit for serial read/write memory | |
JPS55108996A (en) | Memory test system | |
JPS5798197A (en) | Multiplexing memory device | |
JPS54145443A (en) | Data memory circuit | |
JPS5283032A (en) | Memory address system | |
JPS5477033A (en) | Memory unit |