JPS5637788A - Memory device - Google Patents
Memory deviceInfo
- Publication number
- JPS5637788A JPS5637788A JP11339279A JP11339279A JPS5637788A JP S5637788 A JPS5637788 A JP S5637788A JP 11339279 A JP11339279 A JP 11339279A JP 11339279 A JP11339279 A JP 11339279A JP S5637788 A JPS5637788 A JP S5637788A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clock
- memory device
- phase
- itv
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/79—Processing of colour television signals in connection with recording
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
Abstract
PURPOSE:To ensure the steady working for the memory device which samples and stores the input signal including the phase standard, by providing the synchronous signal generating circuit to generate the read-only phase reference signal. CONSTITUTION:When the picture picked up through the ITV is written into the picture memory 12, the sampling clock is produced by multiplying the CW signal which is delivered in synchronization with the horizontal and vertical signals plus the burst signal of the ITV output signal and via the data selector 14. Using this clock, the writing is carried out. For the reading, the clock signal is produced by multiplying the horizontal and vertical signals plus the fSR signal which are delivered from the synchronous signal generating circuit 5 and via the selector 15. Thus the reading is carried out with use of the clock signal. In such way, the working of the picture memory device can be stabilized although no coincidence is obtained for the frequency and the phase between the CW signal and the fSC signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11339279A JPS5637788A (en) | 1979-09-03 | 1979-09-03 | Memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11339279A JPS5637788A (en) | 1979-09-03 | 1979-09-03 | Memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5637788A true JPS5637788A (en) | 1981-04-11 |
Family
ID=14611137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11339279A Pending JPS5637788A (en) | 1979-09-03 | 1979-09-03 | Memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5637788A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61127293A (en) * | 1984-11-26 | 1986-06-14 | Sharp Corp | Video reproducing system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS494438A (en) * | 1972-04-24 | 1974-01-16 |
-
1979
- 1979-09-03 JP JP11339279A patent/JPS5637788A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS494438A (en) * | 1972-04-24 | 1974-01-16 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61127293A (en) * | 1984-11-26 | 1986-06-14 | Sharp Corp | Video reproducing system |
JPH0438197B2 (en) * | 1984-11-26 | 1992-06-23 | Sharp Kk |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54118723A (en) | Phase converter | |
JPS56161734A (en) | Interface device for pcm signal | |
JPS56163567A (en) | Control circuit for consecutive data block address | |
JPS5437787A (en) | Waveform comparative display method using crt | |
JPS5637788A (en) | Memory device | |
JPS5212868A (en) | Automatic synchronizing signal generating circuit | |
JPS56104254A (en) | Event generation measuring apparatus | |
JPS5448473A (en) | Coder | |
JPS5455115A (en) | Phase synchronous system | |
JPS5719840A (en) | Display data generation device | |
JPS5521636A (en) | Compensation circuit for missing horizontal synchronizing signal | |
JPS53128256A (en) | Shortening method for stabilization time of pll circuit | |
JPS54111319A (en) | Phase synchronizing circuit | |
JPS5471929A (en) | Video signal level display method | |
JPS56119992A (en) | Dynamic type fixed memory device | |
JPS5593347A (en) | Clock reproduction unit | |
JPS5368126A (en) | Input horizontal synchronizing coupler system | |
JPS5622295A (en) | Memory circuit | |
JPS6419423A (en) | Picture recorder | |
JPS55105757A (en) | Self-diagnosis system | |
JPS5387124A (en) | Signal processing unit | |
JPS55117383A (en) | Memory device for video signal | |
JPS5423427A (en) | Beam index television picture receiver | |
JPS5370415A (en) | Synchronizing circuit for magnetic memory | |
JPS52113486A (en) | Phase discrimination circuit |