JPS5629730A - Interface control system - Google Patents
Interface control systemInfo
- Publication number
- JPS5629730A JPS5629730A JP10399379A JP10399379A JPS5629730A JP S5629730 A JPS5629730 A JP S5629730A JP 10399379 A JP10399379 A JP 10399379A JP 10399379 A JP10399379 A JP 10399379A JP S5629730 A JPS5629730 A JP S5629730A
- Authority
- JP
- Japan
- Prior art keywords
- operand
- cycle
- hsa11
- cpu10
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE: To eliminate the time loss for the synchronization and thus enhancing the efficiency of data transmission, by providing the timing extending means to actuate it with every cycle during the operation and then performing the synchronization of the clock.
CONSTITUTION: The timing pulse TP extending FF13 is provided. The synchronous process is started between the CPU10 and the high-speed arithmetic unit HSA11 with the transfer of the operand on the instruction word from the CPU10 to the unit HSA11. And in the case of the instruction of multiplication, the 4-byte multiplier and the 4-byte multiplicand are necessary for the operand. Thus the transfer of the operand is carried out with every 4 bytes in twice with the CPU cycle and in 4 times with the HSA cycle each. At the starting time of the operand transfer, the synchronous mode FF12 is set by the SETHSA signal, and then the FF13 which controls the clock extension of the CPU10 is set by the output signal SYCHSA. After this, the clock extension is continued until the arrival of the RSTTPEXT signal from the HSA11. When the synchronization is once obtained, the CPU and the HSA has one cycle and two cycles each hereafter to avoid occurrence of the synchronous loss.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10399379A JPS5629730A (en) | 1979-08-17 | 1979-08-17 | Interface control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10399379A JPS5629730A (en) | 1979-08-17 | 1979-08-17 | Interface control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5629730A true JPS5629730A (en) | 1981-03-25 |
Family
ID=14368813
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10399379A Pending JPS5629730A (en) | 1979-08-17 | 1979-08-17 | Interface control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5629730A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60649U (en) * | 1983-06-17 | 1985-01-07 | 日本電気株式会社 | Multi-CPU system synchronization device |
JPH10222243A (en) * | 1997-01-22 | 1998-08-21 | Internatl Business Mach Corp <Ibm> | System containing processor having free travel clock which is temporarily synchronized with sub-system clock during data transfer |
-
1979
- 1979-08-17 JP JP10399379A patent/JPS5629730A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60649U (en) * | 1983-06-17 | 1985-01-07 | 日本電気株式会社 | Multi-CPU system synchronization device |
JPH10222243A (en) * | 1997-01-22 | 1998-08-21 | Internatl Business Mach Corp <Ibm> | System containing processor having free travel clock which is temporarily synchronized with sub-system clock during data transfer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140459A (en) | Data processing system | |
JPS57134774A (en) | Vector operating device | |
EP0377994A3 (en) | Apparatus for performing floating point arithmetic operations | |
CA2002895A1 (en) | Arithmetic unit | |
JPS5629730A (en) | Interface control system | |
JPS5330241A (en) | Arithmetic unit | |
JPS5595131A (en) | Information bus controller | |
JPS5336439A (en) | Information processor | |
JPS5611503A (en) | Control method of timing | |
JPS6055466A (en) | Synchronization system between plural processors | |
JPS5578372A (en) | Merchandise sale data processing system | |
JPS5386539A (en) | Arithmetic unit | |
JPS54124929A (en) | Timer unit | |
JPS5392641A (en) | Trouble recorvery processing system of computing control unit | |
JPS5640949A (en) | Parallel arithmetic processor | |
JPS5647846A (en) | Parity check system | |
JPS54530A (en) | Reference control unit of memory | |
JPS5647843A (en) | Variable clock frequency computer | |
JPS5557967A (en) | Timer coincidence method for multiple-computer system | |
JPS5530224A (en) | Received-data detecting method of data transmission | |
JPS5381032A (en) | Data process system | |
JPS54122052A (en) | Arithmetic unit | |
JPS6255186B2 (en) | ||
JPS57146347A (en) | Data processing device | |
EP0366318A3 (en) | Floating point pipeline processor |