JPS5625297A - Charge transfer type delay line and its driving method - Google Patents

Charge transfer type delay line and its driving method

Info

Publication number
JPS5625297A
JPS5625297A JP10055879A JP10055879A JPS5625297A JP S5625297 A JPS5625297 A JP S5625297A JP 10055879 A JP10055879 A JP 10055879A JP 10055879 A JP10055879 A JP 10055879A JP S5625297 A JPS5625297 A JP S5625297A
Authority
JP
Japan
Prior art keywords
electrode
right under
charge
terminal
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10055879A
Other languages
Japanese (ja)
Other versions
JPS6223400B2 (en
Inventor
Tadayoshi Enomoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10055879A priority Critical patent/JPS5625297A/en
Publication of JPS5625297A publication Critical patent/JPS5625297A/en
Publication of JPS6223400B2 publication Critical patent/JPS6223400B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Networks Using Active Elements (AREA)

Abstract

PURPOSE: To make it possible to obtain characteristics where no distortion appears, by bearing linear relation between an output signal and input signal by employing a detection structure and detecting method for ion charge using no p-n junction capacity.
CONSTITUTION: Signal charge injected right under input electrode 5 is stored in the well right under electrode of the final transfer stage by applying transfer electrodes 6W8 with clock pulses ϕ1Wϕ3 repetitively. Next, when reset pulse ϕR applied to output electrode 10 becomes high in level, the charge stored right under detection electrode 40 is absorbed by way of diffused layer 12 and wiring 12'. On the other hand, since transistor Tr13 conducts, the electric charge of capacitor 44 is discharged via Tr43. At this time, the inverted input terminal and output terminal 15 of operational amplifier 41 are both set to potential VM. Next, when pulses ϕR and ϕ3 decrease in level, the electric charge right under electrode 8 of the final stage is injected right under electrode 40. Therefore, capacitor 44 is discharged and the voltage at terminal 15 varies by value equivalent to the quantity of charge.
COPYRIGHT: (C)1981,JPO&Japio
JP10055879A 1979-08-06 1979-08-06 Charge transfer type delay line and its driving method Granted JPS5625297A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10055879A JPS5625297A (en) 1979-08-06 1979-08-06 Charge transfer type delay line and its driving method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10055879A JPS5625297A (en) 1979-08-06 1979-08-06 Charge transfer type delay line and its driving method

Publications (2)

Publication Number Publication Date
JPS5625297A true JPS5625297A (en) 1981-03-11
JPS6223400B2 JPS6223400B2 (en) 1987-05-22

Family

ID=14277254

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10055879A Granted JPS5625297A (en) 1979-08-06 1979-08-06 Charge transfer type delay line and its driving method

Country Status (1)

Country Link
JP (1) JPS5625297A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5279739A (en) * 1975-12-23 1977-07-05 Ibm Circuit for operating charge coupled device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5279739A (en) * 1975-12-23 1977-07-05 Ibm Circuit for operating charge coupled device

Also Published As

Publication number Publication date
JPS6223400B2 (en) 1987-05-22

Similar Documents

Publication Publication Date Title
KR830009489A (en) High precision AC electric energy measuring system
JPS56129570A (en) Booster circuit
JPS56130885A (en) Address buffer circuit
JPS56122526A (en) Semiconductor integrated circuit
JPS55145368A (en) Charge transfer device
ES8101824A1 (en) Clocking signal drive circuit for charge transfer device
JPS5625297A (en) Charge transfer type delay line and its driving method
US4178585A (en) Analog-to-digital converter
US3101406A (en) Electronic integrating circuit
JPS5567165A (en) Semiconductor device
JPS5791029A (en) Power-on reset circuit
SU679171A3 (en) Transversal analogue filter
JPS57194677A (en) Signal processing circuit of solid state image pickup device
RU2030106C1 (en) Pulse former
SU677092A1 (en) Peak detector
JPS5485632A (en) Driving method for solid state pickup element
JPS569658A (en) Ignition device
SU664295A1 (en) Device for resetting digital automatics circuits to initial state
JPS54105583A (en) Peak detection circuit
JPS57157556A (en) Amplifying circuit
JPS57204976A (en) Semiconductor device
JPS55160397A (en) Charge generating method of charge transfer device
JPS5680889A (en) Electric charge transfer memory
JPS5732177A (en) Photoelectric conversion characteristic control system of solid state image pickup device
JPS56106166A (en) Method for measuring sustaining voltage