JPS5619142A - Arithmetic control system - Google Patents
Arithmetic control systemInfo
- Publication number
- JPS5619142A JPS5619142A JP9436879A JP9436879A JPS5619142A JP S5619142 A JPS5619142 A JP S5619142A JP 9436879 A JP9436879 A JP 9436879A JP 9436879 A JP9436879 A JP 9436879A JP S5619142 A JPS5619142 A JP S5619142A
- Authority
- JP
- Japan
- Prior art keywords
- register
- data
- multiplexers
- input
- control information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To enable initializing effectively with a simple method when the control information is set to the control register, by providing the initializing set which initializes the arithmetic output data register and the arithmetic input data register.
CONSTITUTION: The system is provided with the arithmetic result register 1 to which the operation output data is set, a plurality of multiplicand registers 2, multiplication register 3 and control register 4 to which the control data is set, and the write signal from the signal line l and the control information are added to the register 4. Further, the multiplexers 5W7 are connected to the registers 1W3, and the write signal and the data are input to the multiplexers 5W7. Further, all 0 data is input to the multiplexers 5W7, the control information is fed to the register 4, the signal line l is taken as 1, the control information is set to the register 4, and 0 data is input to the multiplexers 5W7 with 1 on the signal line l at the same time, to effectively initialize the registers 1W3.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9436879A JPS5619142A (en) | 1979-07-25 | 1979-07-25 | Arithmetic control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9436879A JPS5619142A (en) | 1979-07-25 | 1979-07-25 | Arithmetic control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5619142A true JPS5619142A (en) | 1981-02-23 |
Family
ID=14108367
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9436879A Pending JPS5619142A (en) | 1979-07-25 | 1979-07-25 | Arithmetic control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5619142A (en) |
-
1979
- 1979-07-25 JP JP9436879A patent/JPS5619142A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS56152049A (en) | Microprogram control system | |
| JPS5619142A (en) | Arithmetic control system | |
| JPS5510614A (en) | Controller | |
| JPS5455336A (en) | Data processor controlled by microprogram | |
| JPS6433672A (en) | Cumulative multiplier | |
| JPS5420636A (en) | Computer | |
| JPS54158831A (en) | Data processor | |
| JPS5585965A (en) | Microprogram branch system | |
| JPS53142844A (en) | Information processor | |
| JPS55124844A (en) | Operation control system | |
| SU842790A1 (en) | Number comparing device | |
| JPS5381032A (en) | Data process system | |
| JPS5587219A (en) | Connection system for process input-output unit | |
| JPS53118950A (en) | Data processing control unit | |
| JPS5590886A (en) | Multi-input counter | |
| JPS6415884A (en) | Arithmetic circuit | |
| JPS54114945A (en) | Information processing system | |
| JPS53135540A (en) | Display system for output data setting at sequnce programer | |
| JPS5467348A (en) | Microprogram control system | |
| JPS57740A (en) | Key input processing system | |
| JPS5572250A (en) | Decimal arithmetic circuit | |
| JPS5552986A (en) | Calendar information calculating system | |
| JPS55108051A (en) | Buffer system for data in multiplier | |
| JPS569803A (en) | Sequence controller | |
| JPS54157444A (en) | Memory control system |