JPS56169461A - Symmetrical wave generating circuit - Google Patents

Symmetrical wave generating circuit

Info

Publication number
JPS56169461A
JPS56169461A JP7333580A JP7333580A JPS56169461A JP S56169461 A JPS56169461 A JP S56169461A JP 7333580 A JP7333580 A JP 7333580A JP 7333580 A JP7333580 A JP 7333580A JP S56169461 A JPS56169461 A JP S56169461A
Authority
JP
Japan
Prior art keywords
output
terminal
inputted
gate
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7333580A
Other languages
Japanese (ja)
Inventor
Kunio Taniguchi
Nobuo Iwata
Eizo Yano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP7333580A priority Critical patent/JPS56169461A/en
Publication of JPS56169461A publication Critical patent/JPS56169461A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes

Abstract

PURPOSE:To output an input data as converted to a symmetrical waveform suitably with a simple constitution, by providing a D flip-flop which takes an NOR output between the output of a shift register and the output of a basic oscillator as a reset input. CONSTITUTION:An output (a) of a basic oscillator 1 is inputted to a clock terminal CL of a D FF3 and to one terminal of a NOR gate 4. A data (c) to be transmitted is sequentially inputted to another terminal of the NOR gate 4 from a shift register 2. Further, the output of the NOR gate 4 is inputted to a reset terminal R of the D FF3, and a Q output (b) of the D FF3 is inputted to a clock terminal CL of the shift register 2 and also inputted to a terminal D of the D FF3 via an inverter 5. The signal (b) of this Q output terminal is outputted as a symmetrical wave signal from an output terminal 6.
JP7333580A 1980-05-31 1980-05-31 Symmetrical wave generating circuit Pending JPS56169461A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7333580A JPS56169461A (en) 1980-05-31 1980-05-31 Symmetrical wave generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7333580A JPS56169461A (en) 1980-05-31 1980-05-31 Symmetrical wave generating circuit

Publications (1)

Publication Number Publication Date
JPS56169461A true JPS56169461A (en) 1981-12-26

Family

ID=13515186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7333580A Pending JPS56169461A (en) 1980-05-31 1980-05-31 Symmetrical wave generating circuit

Country Status (1)

Country Link
JP (1) JPS56169461A (en)

Similar Documents

Publication Publication Date Title
JPS5696532A (en) Frequency divider
JPS56169461A (en) Symmetrical wave generating circuit
JPS558166A (en) Data transmission system
JPS5799062A (en) Reception circuit for data transmission
JPS56152359A (en) Orthogonal modulator for fm
JPS57112158A (en) Code converting circuit
JPS5534518A (en) Lsi parameter setting system
JPS5570921A (en) Fm modulation circuit
JPS5373047A (en) Generation circuit for timing signal
JPS5689145A (en) Asynchronous type data transmission device
JPS5258348A (en) Sampling circuit
JPS5394857A (en) Oscillation frequency converter circuit
FR2433263A1 (en) Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80)
JPS5750035A (en) Generation device for constant time interruption signal
JPS5761328A (en) Detection circuit of coincidence of changing point of two kinds of clock signal
JPS5498556A (en) Frequency multplication circuit
JPS53110347A (en) Clock noise elimination circuit of analogue memory reader
JPS5280160A (en) Electronic watch
JPS56160133A (en) Generating system of synchronous single pulse
JPS5761326A (en) Double frequency generating circuit
JPS5451868A (en) Electronic hour striknng circuit
JPS5333041A (en) Frequency step-multiplication circuit
JPS5547542A (en) Testing circuit system of logic circuit
JPS5386261A (en) Acoustic signal producing circuit for use in electronic timepiece
JPS5390835A (en) Mis-type level shifter