JPS56144563A - Manufacture of base for ceramic package - Google Patents

Manufacture of base for ceramic package

Info

Publication number
JPS56144563A
JPS56144563A JP4684380A JP4684380A JPS56144563A JP S56144563 A JPS56144563 A JP S56144563A JP 4684380 A JP4684380 A JP 4684380A JP 4684380 A JP4684380 A JP 4684380A JP S56144563 A JPS56144563 A JP S56144563A
Authority
JP
Japan
Prior art keywords
hole
base
metallized layer
outer edges
substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4684380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6230495B2 (enrdf_load_stackoverflow
Inventor
Kazuhisa Takashima
Masakazu Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP4684380A priority Critical patent/JPS56144563A/ja
Publication of JPS56144563A publication Critical patent/JPS56144563A/ja
Publication of JPS6230495B2 publication Critical patent/JPS6230495B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H01L21/4807—Ceramic parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP4684380A 1980-04-11 1980-04-11 Manufacture of base for ceramic package Granted JPS56144563A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4684380A JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4684380A JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Publications (2)

Publication Number Publication Date
JPS56144563A true JPS56144563A (en) 1981-11-10
JPS6230495B2 JPS6230495B2 (enrdf_load_stackoverflow) 1987-07-02

Family

ID=12758616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4684380A Granted JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Country Status (1)

Country Link
JP (1) JPS56144563A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6230495B2 (enrdf_load_stackoverflow) 1987-07-02

Similar Documents

Publication Publication Date Title
KR890701352A (ko) 폴리올레핀 기재로된 막과 금속으로 형성된 적층 및 그 적층의 제조방법
IT8349330A0 (it) Metodo per fabbricare un sostrato composito di semiconduttore su isolante, con profilo controllato perdensita' di difetti
DE2963256D1 (en) Method for forming a laminated structure for highly integrated semiconductor devices with an insulating layer between two conductive layers
DE3583422D1 (de) Mehrschichtleitersubstrat.
ES545443A0 (es) Un metodo de revestir un substrato con una pluralidad de capas de polimero.
FR2567684B1 (fr) Module ayant un substrat ceramique multicouche et un circuit multicouche sur ce substrat et procede pour sa fabrication
DE69026469D1 (de) Hermetische Substratschichten in einer Inertgas-Atmosphäre
ES547591A0 (es) Un metodo de revestir un substrato con capas multiples de polimero.
KR900010950A (ko) 기판으로부터 전기절연된 반도체막의 제조방법
KR860002135A (ko) 반도체기판의 주표면에 凹형 도랑이 형성된 반도체장치 및 그 제조방법
KR910003762A (ko) 게터링 시이트를 가진 절연체위에 반도체를 구비한 구조의 기판과 그 제조방법
DE3480628D1 (de) Metallisierung eines keramischen substrates.
KR900007489B1 (en) The method of manufacturing the thin film magnetic head
KR860008699A (ko) 마이크로 전자회로를 위한 세라믹 기판의 제조방법
DK190888A (da) Fremgangsmaade til fremstilling af et superledende lag paa et substrats overflade
EP0042175A3 (en) Semiconductor device having a semiconductor layer formed on an insulating substrate and method for making the same
FI871252A7 (fi) Menetelmä ohuiden elektroluminoivien kalvorakenteiden valmistamiseksi.
DE3780327D1 (de) Herstellungsverfahren einer halbleiter-kristallschicht.
DE3574528D1 (de) Diffusionsbariereschicht fuer integrierte schaltungsanordnungen.
DE3170633D1 (en) Method of manufacturing a semiconductor device with an interconnection electrode layer
JPS56144563A (en) Manufacture of base for ceramic package
DE3888341D1 (de) Halbleitersubstrat mit einem supraleitenden Dünnfilm.
DE3687732D1 (de) Verfahren um eine hochreine oxydschicht auf einem halbleitersubstrat herzustellen.
EP0152794A3 (en) Multi-layered electrical interconnection structure
DE3685224D1 (de) Schicht aus sauerstoffundurchlaessigem material auf einem halbleitersubstrat.