JPS56138939A - Master slice type integrated circuit - Google Patents
Master slice type integrated circuitInfo
- Publication number
- JPS56138939A JPS56138939A JP4164580A JP4164580A JPS56138939A JP S56138939 A JPS56138939 A JP S56138939A JP 4164580 A JP4164580 A JP 4164580A JP 4164580 A JP4164580 A JP 4164580A JP S56138939 A JPS56138939 A JP S56138939A
- Authority
- JP
- Japan
- Prior art keywords
- pieces
- integrated circuit
- type integrated
- conductor pieces
- longitudinal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
Abstract
PURPOSE:To improve the integrating density of a master silice type integrated circuit by varying the disposing state of conductor pieces or the like of common wiring pattern. CONSTITUTION:A plurality of longitudinal conductor pieces 13a (13a1-13a12) connected to an upper block row 111 and a plurality of longitudinal conductor pieces 13b (13b1-1312) connected to a lower block row 112 are confronted in the vicinity of the approximate center of a wire forming region 12 between the block rows 111 and 112. A plurality of longitudinal repeating conductor pieces 14 (141-144) electrically insulated from the blocks 111, 112 are disposed between the pieces 13a and 13b in desired array direction. A common wiring pattern is formed with the pieces 13a, 13b and the pieces 14. Further, the second layer wire 16 (161-168) becoming lateral wire and contact holes 17 are fomred, thereby forming an LSI connected with desired block.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4164580A JPS56138939A (en) | 1980-03-31 | 1980-03-31 | Master slice type integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4164580A JPS56138939A (en) | 1980-03-31 | 1980-03-31 | Master slice type integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56138939A true JPS56138939A (en) | 1981-10-29 |
Family
ID=12614068
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4164580A Pending JPS56138939A (en) | 1980-03-31 | 1980-03-31 | Master slice type integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56138939A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63138A (en) * | 1986-06-19 | 1988-01-05 | Nec Corp | Integrated circuit device |
JPH01144649A (en) * | 1987-11-30 | 1989-06-06 | Sharp Corp | Wiring structure of integrated circuit |
JPH02164064A (en) * | 1988-12-19 | 1990-06-25 | Rohm Co Ltd | Manufacture of semiconductor integrated circuit |
-
1980
- 1980-03-31 JP JP4164580A patent/JPS56138939A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63138A (en) * | 1986-06-19 | 1988-01-05 | Nec Corp | Integrated circuit device |
JPH01144649A (en) * | 1987-11-30 | 1989-06-06 | Sharp Corp | Wiring structure of integrated circuit |
JPH02164064A (en) * | 1988-12-19 | 1990-06-25 | Rohm Co Ltd | Manufacture of semiconductor integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW232096B (en) | Semiconductor chip carrier affording a high-density external interface | |
JPS5717194A (en) | Method of providing conductor path on insulator substrate | |
DE3175779D1 (en) | Planar multi-level metal-insulator structure comprising a substrate, a conductive interconnection pattern and a superposed conductive structure and a method to form such a structure | |
EP0344720A3 (en) | Method of producing electrical connection members | |
EP0489177A4 (en) | Semiconductor device and method of manufacturing the same | |
EP0218437A3 (en) | A microelectronics apparatus and method of interconnecting wiring planes | |
JPS56138939A (en) | Master slice type integrated circuit | |
UST100501I4 (en) | Integrated circuit layout utilizing separated active circuit and wiring regions | |
JPS5340892A (en) | Insulating pin supporter | |
GB1591599A (en) | Electrical interconnection assembly | |
DE2964342D1 (en) | Multi-layer dielectric substrate | |
JPS5720448A (en) | Semiconductor integrated circuit device | |
UST106201I4 (en) | Master image chip organization technique or method | |
US2975387A (en) | Grey metallic selenium photocells | |
JPS5578561A (en) | Master-slice lsi circuit device | |
JPS6489537A (en) | Lsi | |
JPS5613759A (en) | Hybrid integrated circuit | |
ES432700A1 (en) | Methods of forming a conductive pattern on a supporting body | |
GB1277172A (en) | Method of making a large integrated circuit | |
GB1261239A (en) | Interconnection device for electronic systems | |
JPS5571060A (en) | Manufacture of i2l semiconductor device | |
JPS5664483A (en) | Led device | |
JPS5797660A (en) | High density structure | |
JPS57186350A (en) | Semiconductor integrated circuit device | |
JPS564264A (en) | Semiconductor integrated circuit device |