JPS56136043A - Receiver - Google Patents
ReceiverInfo
- Publication number
- JPS56136043A JPS56136043A JP3944580A JP3944580A JPS56136043A JP S56136043 A JPS56136043 A JP S56136043A JP 3944580 A JP3944580 A JP 3944580A JP 3944580 A JP3944580 A JP 3944580A JP S56136043 A JPS56136043 A JP S56136043A
- Authority
- JP
- Japan
- Prior art keywords
- filter
- frequency
- center frequency
- band
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H40/00—Arrangements specially adapted for receiving broadcast information
- H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
- H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
- H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
- H03J7/02—Automatic frequency control
Abstract
PURPOSE:To obtain horizontally symmetric frequency characteristics even in case of slight detuning, by using a digital filter as an IF filter and by setting its center frequency to a reference frequency at any time. CONSTITUTION:Between IF amplifying circuits 2A and 2B, narrow-band BPF30 is provided and IF signal S1, after band-limited by filter 30, is supplied to divider 3, and thus obtained voice signal component SA is supplied to synchronous detectors 4 and 5. Filter 30 is composed of a digital filter and as closk signal CK for driving this filter 30, a pulse obtained by frequency-dividing the oscillation output of variable oscillator 13 of PLL circuit 12 by M at counter 31 is utilized. Therefore, while circuit 12 is being locked, the center frequency of filter 30 is equal to the intermediate frequency. Then, when the intermediate frequency shifts slightly from the normal frequency in tuning, the center frequency of filter 30 shifts by the extent and filter characteristics symmetric to left and right on the center frequency can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3944580A JPS56136043A (en) | 1980-03-27 | 1980-03-27 | Receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3944580A JPS56136043A (en) | 1980-03-27 | 1980-03-27 | Receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56136043A true JPS56136043A (en) | 1981-10-23 |
JPS6236409B2 JPS6236409B2 (en) | 1987-08-06 |
Family
ID=12553209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3944580A Granted JPS56136043A (en) | 1980-03-27 | 1980-03-27 | Receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56136043A (en) |
-
1980
- 1980-03-27 JP JP3944580A patent/JPS56136043A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6236409B2 (en) | 1987-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2130871A1 (en) | Method and Apparatus for a Phase-Locked Loop Circuit with Holdover Mode | |
EP0306249A3 (en) | Frequency synthesizer | |
GB1507642A (en) | Electrical digital data circuits | |
GB1335142A (en) | Demodulator system | |
US5542114A (en) | Radio receiver for suppressing frequency drift in an intermediate frequency stage | |
DE2962880D1 (en) | Circuit for timing signal recovery in digital signal transmission | |
JPS56136043A (en) | Receiver | |
JPS553238A (en) | Reception frequency display system | |
JPS56169974A (en) | Receiver for multiplex information signal | |
JPS5523674A (en) | Correction circuit for intermediate frequency | |
JPS5380202A (en) | Phase-locked loop for demodulation of multichannel record | |
GB1495203A (en) | Phase locked loop circuits | |
JPS6412691A (en) | Video signal sampling circuit | |
JPS6413833A (en) | Frame synchronizing clock generating circuit | |
JPS5784695A (en) | Control circuit for transmission frequency | |
JPS56125118A (en) | Digital phase synchronizing circuit | |
JPS5750158A (en) | Carrier reproducing circuit | |
JPS54122914A (en) | Radio receiver of pll frequency synthesizer system | |
JPS55154834A (en) | Radio receiver | |
JPS6424632A (en) | Phase locked loop circuit | |
JPS57162841A (en) | Digital pll circuit system | |
JPS54121610A (en) | Pll circuit of radio receiver | |
JPS5520074A (en) | Digital phase synchronous circuit | |
JPS57173267A (en) | Afc circuit | |
JPS5673369A (en) | Phase comparison system of decca receiving device |