JPS5573142A - Pll frequency synthesizer - Google Patents
Pll frequency synthesizerInfo
- Publication number
- JPS5573142A JPS5573142A JP14690578A JP14690578A JPS5573142A JP S5573142 A JPS5573142 A JP S5573142A JP 14690578 A JP14690578 A JP 14690578A JP 14690578 A JP14690578 A JP 14690578A JP S5573142 A JPS5573142 A JP S5573142A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- height
- signals
- pulse duration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000035559 beat frequency Effects 0.000 abstract 2
- 230000005540 biological transmission Effects 0.000 abstract 1
- 230000003252 repetitive effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
PURPOSE:To avoid the step-out by deciding the height of the frequency between the output signal of the voltage control oscillator and the 2nd input signal and then giving the control to the transmission of the pulse signal equal to the beat frequency to the phase comparator. CONSTITUTION:The 1st and 2nd input signals are applied to input terminals 1 and 2. Output signal (a) of voltage control oscillator 4 plus 2nd input signal (b) are applied to bistable multi 10. According to the set/reset action of multi 10, pulse signal (c) whose pulse duration tau varies regularly and repetitively with the beat frequency is sent to integrator 11. Then the height of the frequency is decided between signals (a) and (b) according to the direction of variation of the pulse duration of signal (c). And only in case the height relation is normal between those two signals, the signal of the frequency equal to the repetitive frequency of variation for the pulse duration of signal (c) is sent to phase comparator 8. While in case the height relation is not normal, oscillator 4 is put within the synchronism enable range to secure the normal operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53146905A JPS5854684B2 (en) | 1978-11-28 | 1978-11-28 | PLL frequency synthesizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53146905A JPS5854684B2 (en) | 1978-11-28 | 1978-11-28 | PLL frequency synthesizer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5573142A true JPS5573142A (en) | 1980-06-02 |
JPS5854684B2 JPS5854684B2 (en) | 1983-12-06 |
Family
ID=15418216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53146905A Expired JPS5854684B2 (en) | 1978-11-28 | 1978-11-28 | PLL frequency synthesizer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5854684B2 (en) |
-
1978
- 1978-11-28 JP JP53146905A patent/JPS5854684B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5854684B2 (en) | 1983-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS555080A (en) | Motor speed controller | |
US3515997A (en) | Circuit serving for detecting the synchronism between two frequencies | |
JPS5557181A (en) | Electronic watch | |
JPS6469189A (en) | Pll circuit | |
JPS6485424A (en) | Phase/frequency comparing circuit | |
JPS5573142A (en) | Pll frequency synthesizer | |
JPS54152949A (en) | Phase synchronous oscillation circuit | |
JPS5535545A (en) | Digital phase synchronous circuit | |
JPS5725755A (en) | Waveform superposed fsk modulator | |
EP0083866A3 (en) | An a.c. supply converter | |
JPS533765A (en) | Phase synchronous oscillating unit | |
JPS5547774A (en) | Phase synchronism circuit | |
JPS5573141A (en) | Pll frequency synthesizer | |
JPS54141507A (en) | Phase synchronism circuit | |
JPS5539446A (en) | Phase deviation circuit | |
JPS53133354A (en) | Phase synchronizing circuit | |
SU1432766A1 (en) | Frequency multiplier | |
SU1026294A1 (en) | Stepped trapezoidal voltage generator | |
JPS55141869A (en) | Phase synchronizing system | |
SU635608A1 (en) | Sawtooth voltage generator | |
JPS5661833A (en) | Phase synchronous oscillating circuit | |
SU1272485A1 (en) | Generator of triangular voltage | |
JPS5518165A (en) | Phase locked loop circuit | |
JPS6451712A (en) | Clock synchronizing circuit | |
JPS5579535A (en) | Phase-locked loop circuit |