JPS5566031A - Data comparator circuit - Google Patents

Data comparator circuit

Info

Publication number
JPS5566031A
JPS5566031A JP13869178A JP13869178A JPS5566031A JP S5566031 A JPS5566031 A JP S5566031A JP 13869178 A JP13869178 A JP 13869178A JP 13869178 A JP13869178 A JP 13869178A JP S5566031 A JPS5566031 A JP S5566031A
Authority
JP
Japan
Prior art keywords
circuit
data
inputted
output signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13869178A
Other languages
Japanese (ja)
Other versions
JPS6133216B2 (en
Inventor
Noritaka Umeno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13869178A priority Critical patent/JPS5566031A/en
Publication of JPS5566031A publication Critical patent/JPS5566031A/en
Publication of JPS6133216B2 publication Critical patent/JPS6133216B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE: To make it possible to check parity errors of a comparator circuit as well as input data for every bit by checking the comparison result for parity for every bit in comparison between two data including parity bits.
CONSTITUTION: Data A (A0WA7), data B (B0WB7) and parity bits AP and PP of data A and B are inputted to two-input exclusive OR circuits 100W108 respectively; and if pairs of inputs agree with each other respectively, outputs 200W208 become "0"; and otherwise, outputs 200W208 become "1", and these outputs are inputted to nine-input OR circuit 109. In circuit 109, output signal C0 becomes "0" when input signals 200W208 are all "0", and output signal C0 becomes "1" when one or more signals out of signals 200W208 are "1". Further, the output of circuits 100W108 is inputted to parity chack circuit 110, and output C1 becomes "1" and "0" in case of an odd and even number of logical "1"s of input signals 200W208 respectively. Thus, it is discriminated whether errors exist or not according to logical value "1" or "0" of output signal C1, and output signal C1 is inputted to error processing circuit 2 to report to a main control circuit whether errors exist or not.
COPYRIGHT: (C)1980,JPO&Japio
JP13869178A 1978-11-10 1978-11-10 Data comparator circuit Granted JPS5566031A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13869178A JPS5566031A (en) 1978-11-10 1978-11-10 Data comparator circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13869178A JPS5566031A (en) 1978-11-10 1978-11-10 Data comparator circuit

Publications (2)

Publication Number Publication Date
JPS5566031A true JPS5566031A (en) 1980-05-19
JPS6133216B2 JPS6133216B2 (en) 1986-08-01

Family

ID=15227853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13869178A Granted JPS5566031A (en) 1978-11-10 1978-11-10 Data comparator circuit

Country Status (1)

Country Link
JP (1) JPS5566031A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS635438A (en) * 1986-04-21 1988-01-11 テキサス　インスツルメンツ　インコ−ポレイテツド Multiple phase parity generation circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS635438A (en) * 1986-04-21 1988-01-11 テキサス　インスツルメンツ　インコ−ポレイテツド Multiple phase parity generation circuit

Also Published As

Publication number Publication date
JPS6133216B2 (en) 1986-08-01

Similar Documents

Publication Publication Date Title
US4707800A (en) Adder/substractor for variable length numbers
GB1440106A (en) Data handling apparatus
EP0427464B1 (en) Asychronous leading zero counter employing iterative cellular array
US5018093A (en) High performance self-checking adder having small circuit area
JPH0746310B2 (en) Semiconductor logic circuit
US3559167A (en) Self-checking error checker for two-rail coded data
GB1279792A (en) Message handling systemss
JPS5566031A (en) Data comparator circuit
US4251884A (en) Parity circuits
US4723245A (en) IC chip error detecting and correcting method including automatic self-checking of chip operation
US4739506A (en) IC chip error detecting and correcting apparatus
US4739505A (en) IC chip error detecting and correcting apparatus with automatic self-checking of chip operation
US3487361A (en) Burst error correction system
GB1469904A (en) Checking circuit for use in computers
US4739504A (en) IC chip error detecting and correcting method
US5267250A (en) Circuit arrangement for detection of an erroneous selection signal supplied to selection means
JPS55166753A (en) Test system for checking circuit
JPS6025613Y2 (en) Parity detection circuit
JPS5549759A (en) Signal processing system
JPS5617419A (en) Data transfer control system
JPS6220020Y2 (en)
JPS57162550A (en) Battery checking system
GB1370379A (en) Logic apparatus including exclusive-or circuits
JPS55124849A (en) Error detection control system
JPS54124947A (en) Error check system of arithmetic circuit