JPS5560872A - Pattern generator - Google Patents

Pattern generator

Info

Publication number
JPS5560872A
JPS5560872A JP13393678A JP13393678A JPS5560872A JP S5560872 A JPS5560872 A JP S5560872A JP 13393678 A JP13393678 A JP 13393678A JP 13393678 A JP13393678 A JP 13393678A JP S5560872 A JPS5560872 A JP S5560872A
Authority
JP
Japan
Prior art keywords
circuit
inversion
polarity
pattern generation
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13393678A
Other languages
Japanese (ja)
Other versions
JPS5947265B2 (en
Inventor
Masao Shimizu
Takashi Tokuno
Koji Ishikawa
Naoaki Narumi
Osamu Ooguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Advantest Corp
Nippon Telegraph and Telephone Corp
Takeda Riken Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp, Nippon Telegraph and Telephone Corp, Takeda Riken Industries Co Ltd filed Critical Advantest Corp
Priority to JP53133936A priority Critical patent/JPS5947265B2/en
Priority to US06/026,246 priority patent/US4293950A/en
Publication of JPS5560872A publication Critical patent/JPS5560872A/en
Publication of JPS5947265B2 publication Critical patent/JPS5947265B2/en
Expired legal-status Critical Current

Links

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

PURPOSE: To enable the optional inversion of polarity, by providing an inversion circuit on the output side of a pattern generation circuit.
CONSTITUTION: An inversion circuit 4 comprising a plurality of exclusive OR circuits 4aW4n is provided between a pattern generation circuit 1 and a tested element 2. A setting circuit 5 comprising a register 5a and a group 5b of AND gates is connected to the inversion circuit 4. When an inversion instructing signal P1 is set to a logic value "1" at optional time, the polarity of a pattern signal applied to the tested element 2 at that time is inverted only with regard to a bit set by the setting circuit 1. The polarity of a desired bit can thus be optionally inverted at desired time without providing a the pattern generation circuit 1 with a program for inverting the polarity at the desired time. This enables easily and accurately testing the memory element.
COPYRIGHT: (C)1980,JPO&Japio
JP53133936A 1978-04-03 1978-10-30 pattern generator Expired JPS5947265B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP53133936A JPS5947265B2 (en) 1978-10-30 1978-10-30 pattern generator
US06/026,246 US4293950A (en) 1978-04-03 1979-04-02 Test pattern generating apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53133936A JPS5947265B2 (en) 1978-10-30 1978-10-30 pattern generator

Publications (2)

Publication Number Publication Date
JPS5560872A true JPS5560872A (en) 1980-05-08
JPS5947265B2 JPS5947265B2 (en) 1984-11-17

Family

ID=15116523

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53133936A Expired JPS5947265B2 (en) 1978-04-03 1978-10-30 pattern generator

Country Status (1)

Country Link
JP (1) JPS5947265B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101196492B1 (en) * 2008-05-21 2012-11-01 가부시키가이샤 어드밴티스트 Pattern generator

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6411388U (en) * 1987-07-10 1989-01-20
KR102709605B1 (en) * 2022-03-18 2024-09-27 이준 Fake socks having elastic band and method of using the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101196492B1 (en) * 2008-05-21 2012-11-01 가부시키가이샤 어드밴티스트 Pattern generator
US8423840B2 (en) 2008-05-21 2013-04-16 Advantest Corporation Pattern generator

Also Published As

Publication number Publication date
JPS5947265B2 (en) 1984-11-17

Similar Documents

Publication Publication Date Title
JPS5560872A (en) Pattern generator
JPS5477533A (en) Signal generating device
JPS5527907A (en) Logic tester
JPS5266367A (en) Semiconductor logic circuit
JPS526436A (en) Electronic circuit test system
JPS5293361A (en) Automatic tester
JPS5537924A (en) Integrated circuit
JPS5360122A (en) Test pattern generator
JPS5674666A (en) Voltage level generator
JPS5360622A (en) Tone voltage memory circuit
JPS5379329A (en) Test method of memory circuit
JPS55163691A (en) Shift register
JPS52146139A (en) Obtaining method for 3 state output by using 2 state ttl circuit
JPS52138849A (en) Logic integrated circuit
JPS54946A (en) Operation speed test circuit for logic element or logic circuit
JPS52144253A (en) Flip-flop circuit
JPS51144270A (en) Alarm-loaded electronic clock
JPS5223372A (en) Mintur measuring instrument
JPS5231625A (en) Memory test method
JPS5323552A (en) Pulse row detection circuit
JPS5511624A (en) Holding device of multiple selection signal
JPS5373047A (en) Generation circuit for timing signal
JPS5569860A (en) Clock margin setting system
JPS5365030A (en) Functional test method for logic circuits
JPS5534313A (en) Memory device