JPS5556272A - Queue control system on load share system - Google Patents

Queue control system on load share system

Info

Publication number
JPS5556272A
JPS5556272A JP12847478A JP12847478A JPS5556272A JP S5556272 A JPS5556272 A JP S5556272A JP 12847478 A JP12847478 A JP 12847478A JP 12847478 A JP12847478 A JP 12847478A JP S5556272 A JPS5556272 A JP S5556272A
Authority
JP
Japan
Prior art keywords
task
control
cpus
request
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12847478A
Other languages
Japanese (ja)
Inventor
Yukio Odaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12847478A priority Critical patent/JPS5556272A/en
Publication of JPS5556272A publication Critical patent/JPS5556272A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To perform excellent queue control when processing requests from several computers by one computer, by providing a queue control table on a memory available for common access and then by adding a reserved status table.
CONSTITUTION: Control table 6 controls output waiting table 7 and mapping table 8. Table 7 is stored with numbers of messages, which CPUs 2 and 3 require, in the order of generation and then they are outputted to sound unit 5. Table 8 indicates whether reserved message NO has been registered in tabel 7 or not, by using "1" for registration or "0" for non-registration. Control flag 9 performs exclusive control between CPUs. The task of the request of CPU3 is considered to end while CPU2 pre- empt control flag 9 and a processing task is in process. In this case, since the area of table 8 is "0" and the next area is "1", the request is not accepted even if CPU4 operates. Next, when the request task of CPU3 is put into operation, the area of table 8 becomes "1" and through output task actuation of CPU4, message NO is processed in the order of CPUs 2 and 3.
COPYRIGHT: (C)1980,JPO&Japio
JP12847478A 1978-10-20 1978-10-20 Queue control system on load share system Pending JPS5556272A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12847478A JPS5556272A (en) 1978-10-20 1978-10-20 Queue control system on load share system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12847478A JPS5556272A (en) 1978-10-20 1978-10-20 Queue control system on load share system

Publications (1)

Publication Number Publication Date
JPS5556272A true JPS5556272A (en) 1980-04-24

Family

ID=14985618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12847478A Pending JPS5556272A (en) 1978-10-20 1978-10-20 Queue control system on load share system

Country Status (1)

Country Link
JP (1) JPS5556272A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5887634A (en) * 1981-11-20 1983-05-25 Fujitsu Ltd Processing sequential managing system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS552090B2 (en) * 1975-07-25 1980-01-18

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS552090B2 (en) * 1975-07-25 1980-01-18

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5887634A (en) * 1981-11-20 1983-05-25 Fujitsu Ltd Processing sequential managing system
JPS6342293B2 (en) * 1981-11-20 1988-08-23 Fujitsu Ltd

Similar Documents

Publication Publication Date Title
JPS58149557A (en) Multiprocessor system
KR890004518A (en) Multiprocessor Interrupt Turning Mechanism
EP0385487A3 (en) Interrupt controller for multiprocessor systems
JPS5556272A (en) Queue control system on load share system
JPS5532118A (en) Data processing system
JPS5622160A (en) Data processing system having additional processor
JPS564857A (en) Access system for memory unit
JPS55164922A (en) Multimicrocomputer
JPS57141756A (en) Program processor
JPS5495133A (en) Input/output processing control system
JPS54107647A (en) Data processor
JPS559228A (en) Memory request control system
JPS5696337A (en) Resource control system
JPS57206974A (en) Shared memory control circuit
JPS5725045A (en) Data processing equipment
JPS5533214A (en) Information processing system
JPS59188749A (en) System for controlling data transfer
JPS5674738A (en) Transfer system of display data
JPS5798025A (en) Channel controller
JPS57114966A (en) Computer system
JPS55112666A (en) Information processing system
JPS5679357A (en) Control unit having hierarchical processor and memory
JPS5654564A (en) Multiple computer system
JPS54140841A (en) Memory control system of multiprocessor system
JPS55157027A (en) Input and output transfer control unit